



US007859930B2

(12) **United States Patent**  
**Foss**

(10) **Patent No.:** **US 7,859,930 B2**  
(45) **Date of Patent:** **\*Dec. 28, 2010**

(54) **EMBEDDED MEMORY DATABUS ARCHITECTURE**

(75) Inventor: **Richard C. Foss**, Scotland (GB)  
(73) Assignee: **MOSAID Technologies Incorporated**,  
Ottawa, Ontario (CA)  
(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.  
This patent is subject to a terminal disclaimer.

(21) Appl. No.: **12/562,452**  
(22) Filed: **Sep. 18, 2009**  
(65) **Prior Publication Data**

US 2010/0128546 A1 May 27, 2010

**Related U.S. Application Data**

(63) Continuation of application No. 12/221,195, filed on Jul. 31, 2008, now Pat. No. 7,609,573, which is a continuation of application No. 11/476,422, filed on Jun. 28, 2006, now Pat. No. 7,486,580, which is a continuation of application No. 10/691,111, filed on Oct. 22, 2003, now Pat. No. 7,095,666, which is a continuation of application No. 10/278,195, filed on Oct. 22, 2002, now Pat. No. 6,661,723, which is a continuation of application No. 10/056,818, filed on Jan. 24, 2002, now abandoned, which is a continuation of application No. 09/761,297, filed on Jan. 16, 2001, now Pat. No. 6,366,491, which is a continuation of application No. 08/986,358, filed on Dec. 8, 1997, now Pat. No. 6,195,282, which is a continuation of application No. 08/226,034, filed on Apr. 11, 1994, now Pat. No. 5,742,544.

(51) **Int. Cl.**  
**GI1C 7/02** (2006.01)  
(52) **U.S. Cl.** ..... **365/207; 365/190; 365/205**  
(58) **Field of Classification Search** ..... **365/207, 365/190, 205, 189.03, 189.08, 189.09**  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

3,387,286 A 6/1968 Dennard  
(Continued)

**FOREIGN PATENT DOCUMENTS**

DE 3628286 8/1986  
(Continued)

**OTHER PUBLICATIONS**

Inoue, Michihiro et al., "A 16-Mbit DRAM with a Relaxed Sense-Amplifier-Pitch Open-Bit-Line Architecture," IEEE Journal of Solid-State Circuits, vol. 33, No. 5, Oct. 1988, pp. 1104-1112.

(Continued)


*Primary Examiner*—Richard Elms  
*Assistant Examiner*—Hien N Nguyen

(74) *Attorney, Agent, or Firm*—Hamilton, Brook, Smith & Reynolds, P.C.

(57) **ABSTRACT**

A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitlines pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each the primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.

**59 Claims, 5 Drawing Sheets**



## U.S. PATENT DOCUMENTS

4,208,730	A	6/1980	Dingwall et al.
4,558,435	A	12/1985	Hsieh
4,920,517	A	4/1990	Yamauchi et al.
4,926,382	A	5/1990	Sakui et al.
5,134,616	A	7/1992	Barth, Jr. et al.
5,226,139	A	7/1993	Fujishima
5,258,957	A	11/1993	Seta et al.
5,280,450	A	1/1994	Nakagome et al.
5,353,255	A	10/1994	Komuro
5,361,233	A	11/1994	Kotani
5,553,032	A	9/1996	Taguchi
5,742,544	A	4/1998	Foss
6,195,282	B1	2/2001	Foss
6,366,491	B1	4/2002	Foss
6,661,723	B2	12/2003	Foss
7,095,666	B2	8/2006	Foss
7,609,573	B2 *	10/2009	Foss ..... 365/207

## FOREIGN PATENT DOCUMENTS

EP	0 359 203	A2	3/1990
EP	0 503 504	A2	9/1992
JP	61-48194		3/1986
JP	63-46696		2/1988
JP	1-241093		9/1989
JP	03-044888		2/1991
JP	03-283179		12/1991
JP	4-30385		2/1992

## OTHER PUBLICATIONS

Sugibayashi, T., et al., "A 30ns 256Mb DRAM with Multi-Divided Array Structure," *IEEE International Solid-State Circuits Conference*, Session 3 (1993).

Sugibayashi, T., et al., "A 30-ns 256-Mb DRAM with a Multidivided Array Structure," *IEEE Journal of Solid-State Circuits*, V. 28, No. 11 (1993).

Horiguchi, M., et al., "A Flexible Redundancy Technique for High-Density DRAM's," *IEEE Journal of Solid-State Circuits*, V. 26, No. 1 (1991).

Kimura, K., et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture," *IEEE Journal of Solid-State Circuits*, V. 26, No. 11 (1993).

Kimura, K., et al., "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture," *IEEE International Solid-State Circuits Conference*, Session 6 (1991).

Dosaka, K., et al., "A 100MHz 4Mb Cache DRAM with Fast Copy-Back Scheme," *IEEE International Solid-State Circuits Conference*, Session 9 (1992).

Dosaka, K., et al., "A 100-MHz 4-Mb Cache DRAM with Fast Copy-Back Scheme," *IEEE Journal of Solid-State Circuits*, V. 27, No. 11 (1992).

Kalter, H., et al., "A 50-ns 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC," *IEEE Journal of Solid-State Circuits*, V. 25, No. 5 (1990).

Taguchi, et al., "A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier," *IEEE International Solid-State Circuits Conference 6.5* (Feb. 14, 1991).

Elliott, et al., "Computational Ram: A Memory-SIMD Hybrid and its Application to DSP," *The Proceedings of the Custom Integrated Circuits Conference*, paper 361 (May 3-6, 1992).

Furuyama, et al., "An Experimental 2-Bit/Cell Storage DRAM for Macro Cell or Memory-On-Logic Application," *Custom Integrated Circuits Conference*, pp. 4.4.1-4.4.4 (May 16-19, 1988).

Iizuka, et al., "Large Memory Embedded ASICs," *Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors*, pp. 292-295 (Oct. 3-5, 1988).

Kalter, et al., "A 50-ns. 16-Mb DRAM with a 10-ns Data Rate and On-Chip ECC," *IEEE Journal of Solid-State Circuits*, vol. 25, No. 5 (Oct. 1990).

Sakurai, et al., "A 1Mb Virtually SRAM," *IEEE International Solid-State Circuits Conference, Session XVIII*, pp. 252-253 and 364 (Feb. 21, 1986).


Sawada, et al., "A 72K CMOS Channelless Gate Array with Embedded 1Mbit Dynamic RAM," *The Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 20.3.1-20.3-4 (May 16-19, 1988).

Sawada, et al., "A 5ns 369kb Port-Configurable Embedded SRAM with 0.5um CMOS Gate Array," *IEEE International Solid-State Circuits Conference, Session 14: DRAM and Embedded Memory*, pp. 226-227 (Feb. 16, 1990).

"Defendant International Business Machines Corporation's Answer, Demand for Jury Trial and Counterclaims," *United States District Court of Delaware, Mosaid Technologies Incorporated v. International Business Machines Corporation*, Case No. 09-510 (GMS), Sep. 2, 2009.

"Plaintiff Mosaid Technologies Inc.'s Reply to Defendant International Business Machine Corporation's Counterclaims," *United States District Court of Delaware, Mosaid Technologies Incorporated v. International Business Machines Corporation*, Case No. 09-510-GMS, Sep. 25, 2009.

\* cited by examiner



PRIOR ART

FIG. 1




FIG. 2





FIG. 4




FIG. 5




FIG. 6

## EMBEDDED MEMORY DATABUS ARCHITECTURE

### RELATED APPLICATIONS

This application is a Continuation of U.S. application Ser. No. 12/221,195, filed Jul. 31, 2008, now U.S. Pat. No. 7,609,573 which is a Continuation of application Ser. No. 11/476,422, filed Jun. 28, 2006, now U.S. Pat. No. 7,486,580, which is a Continuation of application Ser. No. 10/691,111, filed Oct. 22, 2003, now U.S. Pat. No. 7,095,666, which is a Continuation of application Ser. No. 10/278,195 filed on Oct. 22, 2002, now U.S. Pat. No. 6,661,723, which is a Continuation of application Ser. No. 10/056,818 filed on Jan. 24, 2002, now abandoned, which is a Continuation of application Ser. No. 09/761,297 filed on Jan. 16, 2001, now U.S. Pat. No. 6,366,491, which is a Continuation of application Ser. No. 08/986,358 filed on Dec. 8, 1997, now U.S. Pat. No. 6,195,282, which is a Continuation of application Ser. No. 08/226,034 filed on Apr. 11, 1994, now U.S. Pat. No. 5,742,544. The entire teachings of the above applications are incorporated herein by reference.

### FIELD OF THE INVENTION

This invention relates to the field of integrated semiconductor memories, and in particular to the structure of a very large dynamic random access memory (DRAM).

### BACKGROUND OF THE INVENTION

A semiconductor DRAM is typically comprised of parallel pairs of bitlines crossing wordlines. A charge storage cell is located adjacent intersections of the bitlines and wordlines, each cell being comprised of a charge storage capacitor connected for access to a bitline through a cell access field effect transistor (FET), which FET is enabled from a wordline. Each bitline pair is connected to a sense amplifier, which is connected via an access transistor, enabled by a Y-decoder, to a databus. The databuses are located on the chip in parallel to the wordlines and parallel to a strip of associated sense amplifiers, and orthogonal to the bitlines. Read and write amplifiers are connected to the databuses.

As the capacity of DRAMs increases, it becomes increasingly important to minimize the size of the chip in which it is integrated, in order to increase yields and to decrease the cost per bit of the DRAMs.

### SUMMARY OF THE INVENTION

The present invention is a DRAM structure which significantly decreases the physical space used on a chip for a given size of DRAM, and at the same time provides a structure that can accommodate a significantly increased memory capacity for a given chip size. It can provide wider data buses providing greater bandwidth which is useful for application specific memories (ASMs) or embedded memories in ASIC devices. In such an application a wide databus could be used directly without further decoding, since data need not go off-chip which is limited by the number of pins on an integrated circuit chip package. The present invention avoids the requirement for separate databuses for each strip of sense amplifiers, but instead connects two or more sense amplifiers in different strips to primary databus pairs, and the databus pairs, through databus sense amplifiers, to a secondary databus which preferably runs in parallel to columns of the DRAM. Strips of bit

line sense amplifiers are connected to the primary databus through access FETs which are enabled by a column array select signal.

The databus sense amplifiers are connected to the secondary databus by second access transistors, which may be enabled by Y-decoders. Indeed additional databus sense amplifiers may be connected in parallel through isolation FETs to the primary databuses and to the second access transistors. With enabling or inhibiting of the isolation FETs, selectable columns of databus sense amplifiers may be enabled, whereby they may be used as page caches, storing pages of databits for writing to or having been read from columns of storage cells.

Thus the primary databuses are shared among many arrays. Since plural parallel databuses each associated with a column of bit line sense amplifiers are not required, significant chip space is saved. The databus sense amplifiers can serve as caches, and in the plural parallel databus sense amplifier embodiment, the databus sense amplifiers can hold multiple pages of data in cache.

In accordance with an embodiment of the invention, a DRAM is comprised of an array of bitline sense amplifiers, columns of said bitline sense amplifiers being selectable by array select signals for application of charge between a selected column of bitline sense amplifiers and corresponding primary databus pairs, whereby each row of bitline sense amplifiers shares the same primary databus pair, and further comprising databus sense amplifiers for application of charge between a databus pair and a secondary databus.

In accordance with another embodiment, the DRAM described above further includes plural databus sense amplifiers connected in parallel through isolation apparatus to each primary databus pair and apparatus for enabling and inhibiting columns of the plural databus sense amplifiers together to connect and disconnect the columns of the plural databus sense amplifiers to corresponding databus pairs, whereby selectable columns of the plural sense amplifiers may be connected to the primary databus pairs.

In accordance with another embodiment of the invention, a dynamic random access memory (DRAM) is comprised of pairs of bitlines, each pair being connected to a bit line sense amplifier, wordlines crossing the bitline pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in an array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.

In accordance with another embodiment, the DRAM described above further includes plural databus sense amplifiers connected in parallel through isolation apparatus to each primary databus pair and to the second access transistors, and apparatus for enabling and inhibiting columns of the plural databus sense amplifiers to connect and disconnect the columns of the plural databus sense amplifiers together to corresponding databus pairs, whereby columns of the plural sense amplifiers may be connected to and sense the corresponding databus pairs.



## BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the invention will be obtained by reading the description of the invention below, with reference to the following drawings, in which:

FIG. 1 is a diagram of part of a DRAM in accordance with the prior art,

FIG. 2 is a diagram of part of a DRAM in accordance with a preferred embodiment of the present invention,

FIGS. 3A and 3B are timing diagrams used in illustrating reading and writing in the preferred embodiment,

FIG. 4 is a diagram of part of the DRAM in accordance with another embodiment of the present invention, and

FIG. 5 is a diagram of part of a DRAM illustrating two additional embodiments of the invention.

FIG. 6 illustrates a parallel connection of sense amplifiers to the primary databus.

## DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, in a prior art DRAM bit line pairs **1** are connected to bit line sense amplifiers **3**. Word lines **5** cross the bit lines, and charge storage cells comprised of charge storage capacitors **7** in series with cell access transistors **9** (FETs) are located adjacent the intersections of the wordlines and the bit lines. The transistors **9** are enabled by the adjacent word lines **5**.

The sense amplifiers are connected to databus lines **11** via databus access transistors (FETs) **13**. FETs **13** are enabled from the outputs of Y-decoders **15**. Read amplifiers **17** and write amplifiers **18** are connected to the databus lines **11**.

As is well known, data arriving on the databus via the write amplifiers are sensed by the sense amplifiers and full logic level of the data is applied to the bit lines **1**. Upon enabling of FETs **9** from one of the word lines, charge on the associated bit lines is passed through the FETs to the charge storage capacitors, thereby completing a write cycle.

To perform a read cycle, a sense amplifier is enabled, a bit line pair is precharged, and a logic level is applied to a word line. An FET is thereby enabled, allowing the charge on a cell capacitor to be dumped to the associated bit line. The sense amplifier senses the charge, restores full logic level into the cell and drives the databus. The resulting signal on the databus is passed through a databus read amplifier.

An embodiment of the present invention is illustrated in FIG. 2. The databus **11** of FIG. 1 is now referred to as a secondary databus **11**, to which read and write amplifiers **17** and **18** are connected as in the prior art. However, access to databus **11** is made not directly from the sense amplifiers, but from primary databus pairs **19**. The primary databus pairs **19** run in rows, each pair preferably on opposite sides of a row of bit line sense amplifiers **3**. In one embodiment, each of the primary databus pairs **19** is connected to a pair of lines of the secondary databus **11** via a databus sense amplifier **21**. The structure of the databus sense amplifiers is similar to a bit line sense amplifier; one will be shown and described in schematic form in FIG. 4. Each databus sense amplifier is connected to a primary databus pair, and via a pair of second access transistors **23** to a pair of lines of secondary databus **11**. In this manner opposite polarity logic pairs of primary databuses **DB0**, **/DB0**, **DB1**, **/DB1** may be connected to opposite polarity logic pairs of secondary databus lines **IB0**, **/IB0**, **IB1**, **/IB1**.

A Y-decoder **25** is connected to the gates of second access FETs **23** connected to each pair of databus sense amplifiers **21** connected to opposite logic pairs of primary databuses. Read

amplifiers **17** and write amplifiers **18** are connected to each pair of secondary databus lines **11**.

Each bit line sense amplifier is connected to a primary databus pair **19**, which run in parallel to the bit lines, through primary databus access transistors (FETs) **27**. FETs **27** connected to bit line sense amplifiers **3** in a column have their gates connected together and to an array select logic line **29**, i.e. Array Select **0**, Array Select **1**, etc., each associated with an array of charge storage cells **7** enabled by a group of word lines.

Consider now FIGS. 3A and 3B to understand operation of the embodiment shown in FIG. 2. To read data stored in the charge cells, a word line **5** (WL) is first enabled. The charge stored in the memory cell is transferred to the bitline, and then at the time indicated as "bit line sensing," the bit lines are sensed by bit line sense amplifier **3**. The bit lines **1** (BL, /BL) are rapidly charged to full logic level.

Following sufficient time to charge, a logic signal is applied to an array select line **29** (e.g. Array Select **0**) for an interval, which enables FETs **27**. Once FETs **27** are conductive, the databus pair **19** begins to charge slowly from the bit lines. The databus pair is then sensed by the databus sense amplifier **21**, resulting in rapid increase of the databus pair voltage to full logic level (DB /DB).

In this way the data stored in an entire array of bitline sense amps, representing many thousands of bits in a modem DRAM, can be transferred to an array of databus sense amplifiers in a single operation.

With application of an address to Y-decoder **25**, addressing FETs **23**, the logic levels on selected databus pairs are transferred to pairs of lines of the secondary databus **11**, for reading by read amplifier **17**.

To write to the memory (FIG. 3B), opposite polarity logic levels are written to the secondary databus pairs by write amplifiers **18** (DB, /DB). The databus sense amplifiers **21** are enabled by Y-decoder **25** receiving and decoding an address signal. With enabling of the sense amplifiers, the logic levels on the secondary databus are sensed, and the logic levels (DB, /DB) of the databus pairs **19** are brought to full logic level.

A logic signal is then applied to a word line (WL), followed by enabling of the primary databus access FETs **27** by an array select signal. The charge on the associated databus pair **19** slowly rises, followed by sensing by the bit line sense amplifier **3**. The bit line pair voltage then rapidly changes to opposite polarities of full logic level on each bit line of the pair (BL, /BL). With the word line selected, the cell access FETs **7** are enabled, and the charge on each bit line passes through the associated cell access FET to its cell capacitor, for storage.

It may thus be seen that the primary databuses are shared by many arrays, thus saving significant chip area, since the databuses of the prior art (analogous to the secondary databus of this embodiment) are not required in each array.

It should be noted that the secondary databus may be located as a central spine in the DRAM, with primary databuses leading orthogonally in orthogonally opposite directions therefrom, and the DRAM arrays disposed in mirror image on both sides of the spine. There may be two separate parallel secondary databuses, or both may share the same secondary databus in a time shared manner. Sharing of a secondary databus by two mirror image DRAM arrays is possible by simply addressing the Y-decoders to control which primary databus pair of which DRAM array has access to the secondary databus at a particular time.

## 5

In accordance with another embodiment, plural databus sense amplifiers are connected in parallel to each bit line pair, but each isolated from the bit line pair by an isolation device such as an FET.

A databus sense amplifier suitable for parallel connection as shown in FIG. 6 is shown in FIG. 4. A pair of FETs 31 of one conductivity type each has its gate connected to a corresponding FET of a pair of FETs 33 of opposite conductivity type. The gate of one of the FETs of one conductivity type is connected to one databus DB of the databus line pair through an optional isolation FET 35, and the gate of the other of the FETs of the one conductivity type is connected to the other databus /DB of the databus pair through a similarly optional isolation FET 35. The FETs 35 are enabled (made conductive) by an /ISOLATION logic level applied to their gates.

In operation, any column of databus sense amplifiers may be used by applying an /ISOLATION logic level to the gates of FETs 35, while an ISOLATION (inhibit) logic level is applied to the gates of FETs 35 of all other columns of databus sense amplifiers. This provides means for selection of which sense amplifiers are used to sense the bit line pairs in a read operation or the secondary databus for application of data logic levels to the bit line pairs in a write operation. Since each sense amplifier stores the logic level of a bit, each strip of sense amplifiers can store a page of bits, and by enabling each column of sense amplifiers, multiple pages of bits may be stored in cache. This allows thousands of bits to be transferred in a single operation to cache registers.

Additional embodiments are shown in FIG. 5. In this embodiment instead of databus pairs 19 being shared by a single row of bit line sense amplifiers, databus pairs 19 are shared (multiplexed) by more than one row of bit line sense amplifiers (two rows of bit line sense amplifiers being illustrated). FIG. 5 also illustrates direct databus sensing.

In respect of the latter embodiment, each databus pair 19 is connected to the input of a read amplifier 37, 39 and to the output of a write amplifier 38, 40 connected in parallel. No secondary databus is used, though the outputs Dout and inputs Din of the read and write amplifiers may be connected to a central column of conductors. The primary databuses may be either of the form described with reference to FIG. 2, or may be multiplexed as will be described below.

The read and write amplifiers operate to read and write the primary databuses directly, and no Y decoder need be used.

As noted above, the primary databuses may be multiplexed by more than one row of bit line sense amplifiers. Thus for example bit line sense amplifiers 3A and 3B, 4A and 4B, etc. share primary databuses 19. Multiplexed databuses 19 may be connected to a strip of data bus sense amplifiers 21 as shown in FIG. 2, or may be connected directly to read and write amplifiers as shown in FIG. 5.

FIG. 2 shows the bit line sense amplifiers being connected to associated databus 19 via FETs 27, which are enabled by an array select 0 or 1 logic signal being applied to their gates. In the present embodiment this is still the case for bit line sense amplifiers 3A and 4A, but bit line sense amplifiers 3B and 4B are connected to the databus 19 via FETs 28. A separate array select logic signal is applied to the gates of FETs 28, the latter being referred to as "array select 0 or 1, even," the former being referred to as "array select 0 or 1, odd."

In operation, to enable the strip of bitline sense amplifiers 3A to databus 19, an array select 0 odd logic signal is applied to the gates of FETs 27 associated with sense amplifiers 3A. To enable the strip of bitline sense amplifiers 4A, to access databus 19, an array select 1 odd logic signal is applied to the gates of FETs 27 associated with sense amplifiers 4A. To enable the strip of bitline sense amplifiers 3B to access the

## 6

databus 19, an array select 0 even logic signal is applied to the gates of FETs 28 associated with bitline sense amplifiers 3B. To enable the strip of sense amplifiers 4B to access databus 19, an array select 1 even logic signal is applied to the gates of FETs 28 associated with the strip of bitline sense amplifiers 4B.

Thus the databus 19 may be multiplexed both by rows and columns of sense amplifiers.

A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.

What is claimed is:

1. An application specific integrated circuit (ASIC) device comprising:

a DRAM that includes a plurality of cache registers, said DRAM embedded within the ASIC device and further including:

a plurality of memory arrays including:

word lines extending in a first direction,

bit lines extending in a second direction orthogonal to the first direction, and

charge storage cells formed at intersections of said word lines and said bit lines;

a plurality of strips of bit line sense amplifiers electrically connected to said bit lines;

a plurality of data bus lines extending in the second direction, said plurality of cache registers being electrically connected to receive data from said plurality of data bus lines;

array select circuitry for applying first data from a selected one of said strips of sense amplifiers to said data bus lines; and

a plurality of data bus read amplifiers electrically connected to said data bus lines and configured to facilitate transmission of said first data to outputs of said DRAM.

2. The ASIC device as claimed in claim 1, wherein said plurality of data bus read amplifiers comprise said plurality of cache registers.

3. The ASIC device as claimed in claim 1, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

4. The ASIC device as claimed in claim 3, wherein said bit lines comprise complementary bit line pairs.

5. The ASIC device as claimed in claim 4, wherein said data bus lines comprise complementary data bus pairs.

6. The ASIC device as claimed in claim 1, wherein the plurality of memory arrays and the plurality of strips of bit line sense amplifiers are equal in number.

7. The ASIC device as claimed in claim 1, wherein the bitlines are grouped into groups of four bitlines.

8. The ASIC device as claimed in claim 1, wherein the bitlines are grouped into groups of two bitlines.

9. The ASIC device as claimed in claim 1, wherein sense amplifiers are directly connected to bitlines.

10. The ASIC device as claimed in claim 1, wherein said data bus lines comprise complementary data bus pairs.

11. The ASIC device as claimed in claim 10, wherein said bit lines comprise complementary bit line pairs.

12. The ASIC device as claimed in claim 1, wherein said bit lines comprise complementary bit line pairs.

13. The ASIC device as claimed in claim 1, further comprising a plurality of data bus write amplifiers electrically connected to said data bus lines and configured to receive second data from inputs of said DRAM.

14. The ASIC device as claimed in claim 1, wherein said array select circuitry receives an array select signal.

15. The ASIC device as claimed in claim 1 wherein said array select circuitry comprises FET devices controlled by array select signals, the FET devices being electrically connected between sense amplifiers of the strips and said data bus lines.

16. The ASIC device as claimed in claim 1, wherein said array select circuitry comprises FET devices with respective gates controlled by array select signals, and source/drain current carrying electrodes being electrically connected between sense amplifiers of the strips and said data bus lines.

17. The ASIC device as claimed in claim 1, wherein said plurality of cache registers are configured to receive thousands of bits.

18. The ASIC device as claimed in claim 17, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

19. The ASIC device as claimed in claim 1, wherein said plurality of cache registers are configured to receive more than one thousand bits.

20. The ASIC device as claimed in claim 19, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

21. An application specific integrated circuit (ASIC) device comprising:

a DRAM embedded within the ASIC device, and the DRAM comprising:

a plurality of memory arrays including:

word lines extending in a first direction,

bit lines extending in a second direction orthogonal to the first direction, and

charge storage cells formed at intersections of said word lines and said bit lines;

a plurality of strips of bit line sense amplifiers electrically connected to said bit lines;

a plurality of data bus lines extending in the second direction;

array select circuitry for applying first data from a selected one of said strips of sense amplifiers to said data bus lines; and

a plurality of data bus read amplifiers electrically connected to said data bus lines and configured to facilitate transmission of first data to outputs of said DRAM, and each of said plurality of data bus read amplifiers storing a bit.

22. The ASIC device as claimed in claim 21, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

23. The ASIC device as claimed in claim 22, wherein said bit lines comprise complementary bit line pairs.

24. The ASIC device as claimed in claim 23, wherein said data bus lines comprise complementary data bus pairs.

25. The ASIC device as claimed in claim 21, wherein the plurality of memory arrays and the plurality of strips of bit line sense amplifiers are equal in number.

26. The ASIC device as claimed in claim 21, wherein the bitlines are grouped into groups of four bitlines.

27. The ASIC device as claimed in claim 21, wherein the bitlines are grouped into groups of two bitlines.

28. The ASIC device as claimed in claim 21, wherein sense amplifiers are directly connected to bitlines.

29. The ASIC device as claimed in claim 21, wherein said data bus lines comprise complementary data bus pairs.

30. The ASIC device as claimed in claim 29, wherein said bit lines comprise complementary bit line pairs.

31. The ASIC device as claimed in claim 21, wherein said bit lines comprise complementary bit line pairs.

32. The ASIC device as claimed in claim 21, further comprising a plurality of data bus write amplifiers electrically connected to said data bus lines and configured to receive second data from inputs of said DRAM.

33. The ASIC device as claimed in claim 21, wherein said array select circuitry receives an array select signal.

34. The ASIC device as claimed in claim 21, wherein said array select circuitry comprises FET devices controlled by array select signals, the FET devices being electrically connected between sense amplifiers of the strips and said data bus lines.

35. The ASIC device as claimed in claim 21, wherein said array select circuitry comprises FET devices with respective gates controlled by array select signals, and source/drain current carrying electrodes being electrically connected between sense amplifiers of the strips and said data bus lines.

36. The ASIC device as claimed in claim 21, wherein for a single operation of said DRAM, thousands of bits are capable of being transferred.

37. The ASIC device as claimed in claim 36, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

38. The ASIC device as claimed in claim 21, wherein for a single operation of said DRAM, more than one thousand bits are capable of being transferred.

39. The ASIC device as claimed in claim 38, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

40. An application specific integrated circuit (ASIC) device comprising:

a DRAM embedded within the ASIC device and further including:

a plurality of memory arrays including:

word lines extending in a first direction,

bit lines extending in a second direction orthogonal to the first direction, and

charge storage cells formed at intersections of said word lines and said bit lines;

a plurality of strips of bit line sense amplifiers electrically connected to said bit lines;

a plurality of data bus lines extending in the second direction;

array select circuitry for applying first data from a selected one of said strips of sense amplifiers to said data bus lines; and

a plurality of cache registers electrically connected to receive said first data from said data bus lines.

41. The ASIC device as claimed in claim 40, wherein said plurality of cache registers comprise a plurality of data bus read amplifiers.

42. The ASIC device as claimed in claim 40, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

43. The ASIC device as claimed in claim 42, wherein said bit lines comprise complementary bit line pairs.

44. The ASIC device as claimed in claim 43, wherein said data bus lines comprise complementary data bus pairs.

45. The ASIC device as claimed in claim 40, wherein the plurality of memory arrays and the plurality of strips of bit line sense amplifiers are equal in number.

46. The ASIC device as claimed in claim 40, wherein the bitlines are grouped into groups of four bitlines.

47. The ASIC device as claimed in claim 40, wherein the bitlines are grouped into groups of two bitlines.

48. The ASIC device as claimed in claim 40, wherein sense amplifiers are directly connected to bitlines.

49. The ASIC device as claimed in claim 40, wherein said data bus lines comprise complementary data bus pairs.

50. The ASIC device as claimed in claim 49, wherein said bit lines comprise complementary bit line pairs.

51. The ASIC device as claimed in claim 40, wherein said bit lines comprise complementary bit line pairs.

52. The ASIC device as claimed in claim 40, further comprising a plurality of data bus write amplifiers electrically connected to said data bus lines and configured to receive second data from inputs of said DRAM.

53. The ASIC device as claimed in claim 40, wherein said array select circuitry receives an array select signal.

54. The ASIC device as claimed in claim 40, wherein said array select circuitry comprises FET devices controlled by array select signals, the FET devices being electrically connected between sense amplifiers of the strips and said data bus lines.

55. The ASIC device as claimed in claim 40, wherein said array select circuitry comprises FET devices with respective gates controlled by array select signals, and source/drain current carrying electrodes being electrically connected between sense amplifiers of the strips and said data bus lines.

56. The ASIC device as claimed in claim 40, wherein said plurality of cache registers are configured to receive thousands of bits.

57. The ASIC device as claimed in claim 56, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

58. The ASIC device as claimed in claim 40, wherein said plurality of cache registers are configured to receive more than one thousand bits.

59. The ASIC device as claimed in claim 58, wherein the transmission of first data to outputs of said DRAM is accomplished without Y-decoding.

\* \* \* \* \*