

US007836374B2

(12) United States Patent Klein

(54) MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES

(75) Inventor: **Dean A. Klein**, Eagle, ID (US)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 17 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 12/235,298

(22) Filed: **Sep. 22, 2008**

(65) Prior Publication Data

US 2009/0024884 A1 Jan. 22, 2009

Related U.S. Application Data

- (62) Division of application No. 11/269,248, filed on Nov. 7, 2005, now Pat. No. 7,428,687, which is a division of application No. 10/839,942, filed on May 6, 2004, now Pat. No. 7,099,221.
- (51) Int. Cl.

 H03M 13/00 (2006.01)

 G11C 29/00 (2006.01)

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,334,295 A	6/1982	Nagami 365/222
4,433,211 A	2/1984	McCalmont et al 380/36
4,598,402 A	7/1986	Matsumoto et al 371/38
4,706,249 A	11/1987	Nakagawa et al 371/38

(10) Patent No.: US 7,836,374 B2 (45) Date of Patent: *Nov. 16, 2010

4,710,934 A	12/1987	Traynor 371/38
4,766,573 A	8/1988	Takemae
4,780,875 A	10/1988	Sakai
4,858,236 A	8/1989	Ogasawara 371/38
4,862,463 A	8/1989	Chen 371/38
4.918.692 A	4/1990	Hidaka et al 371/2.2

(Continued)

OTHER PUBLICATIONS

Stojko, J. et al., "Error-Correction Code", IBM Technical Disclosure Bulletin, vol. 10, No. 10, Mar. 1968.


(Continued)

Primary Examiner—Joseph D Torres (74) Attorney, Agent, or Firm—Dorsey & Whitney LLP

(57) ABSTRACT

A computer system includes a memory controller coupled to a memory module containing several DRAMs. The memory module also includes a non-volatile memory storing row addresses identifying rows containing DRAM memory cells that are likely to lose data during normal refresh of the memory cells. Upon power-up, the data from the non-volatile memory are transferred to a comparator in the memory controller. The comparator compares the row addresses to row addresses from a refresh shadow counter that identify the rows in the DRAMs being refreshed. When a row of memory cells is being refreshed that is located one-half of the rows away from a row that is likely to loose data, the memory controller causes the row that is likely to loose data to be refreshed. The memory controller also includes error checking circuitry for identifying the rows of memory cells that are likely to lose data during refresh.

18 Claims, 8 Drawing Sheets



US 7,836,374 B2 Page 2

	U.S.	PATENT	DOCUMENTS	6,137,739 A	10/2000	Kim	365/205
4.027.020		C/1000	TZ 1: 4 1 071/40 1	, ,	12/2000	Chun	365/222
4,937,830			Kawashima et al 371/40.1	6,178,537 B1		Roohparvar	
4,958,325			Nakagome et al 365/206	6,199,139 B1		Katayama et al	
5,033,026			Tsujimoto	6,212,118 B1		Fujita	
5,056,089			Furuta et al	6,212,631 B1		Springer et al	
5,127,014			Raynham	6,216,246 B1		Shau	
5,172,339 5,208,782			Noguchi et al 365/201 Sakuta et al 365/230.03	6,216,247 B1		Creta et al	
5,278,796			Tillinghast et al 365/211	6,219,807 B1		Ebihara et al	
5,291,498			Jackson et al 371/40.1	6,223,309 B1		Dixon et al	
5,307,356			Fifield 371/40.1	6,233,717 B1		Choi	
5,313,425			Lee et al 365/201	6,262,925 B1		Yamasaki	
5,313,464			Reiff	,		Williams et al	
5,313,475			Cromer et al 371/40.1	6,310,825 B1		Furuyama	
5,313,624			Harriman et al 714/6	6,324,119 B1		Kim	
5,321,661			Iwakiri et al 365/222	6,349,068 B2		Takemae et al	
5,331,601			Parris	6,349,390 B1		Dell et al	
5,335,201			Walther et al 365/222	6,353,910 B1 6,397,290 B1		Carnevale et al	
5,369,651			Marisetty 371/40.1	6,397,290 B1 6,397,357 B1		Williams et al	
5,418,796			Price et al 371/39.1	6,397,365 B1		CooperBrewer et al	
5,428,630			Weng et al 371/40.1	6,404,687 B2		Yamasaki	
5,432,802			Tsuboi 371/40.1	, ,		Hidaka	
5,446,695			Douse et al 365/222	6,438,066 B1		Ooishi et al	
5,448,578			Kim 371/40.4	, ,		Gustavson et al	
5,450,424			Okugaki et al 371/40.1	, ,		Yamamoto et al	
5,455,801			Blodgett et al 365/222	6,484,246 B2		Tsuchida et al	
5,459,742			Cassidy et al 371/40.1	, ,		Hidaka	
5,481,552			Aldereguia et al 371/40.1	,		Lee	
5,509,132	. A		Matsuda et al 395/403	6,518,595 B2 *		Lee	
5,513,135	\mathbf{A}		Dell et al 365/52	6,526,537 B2		Kishino	
5,515,333	A	5/1996	Fujita et al 365/229	6,549,460 B2		Nozoe et al	
5,588,112	2 A	12/1996	Dearth et al 395/182.07	6,556,497 B2		Cowles et al	
5,600,662	. A	2/1997	Zook 371/40.1	6,557,072 B2		Osborn	
5,604,703	\mathbf{A}	2/1997	Nagashima 365/200	6,560,155 B1		Hush	
5,623,506	A	4/1997	Dell et al 371/40.1	6,570,803 B2 *		Kyung	
5,629,898	8 A *	5/1997	Idei et al 365/222	6,584,543 B2		Williams et al	
5,631,914	A	5/1997	Kashida et al 371/37.4	6,591,394 B2		Lee et al	
5,644,545	\mathbf{A}	7/1997	Fisch 365/222	6,594,796 B1		Chiang	
5,703,823	A	12/1997	Douse et al 365/222	6,601,211 B1		Norman	
5,706,225	\mathbf{A}	1/1998	Buchenrieder et al 365/102	6,603,694 B1*		Frankowsky et al	
5,712,861	. A	1/1998	Inoue et al 371/37.1	6,603,696 B2*		Janzen	
5,732,092	. A		Shinohara 371/40.2	6,603,697 B2 *	8/2003	Janzen	365/222
5,740,188	A	4/1998	Olarig 371/40.11	6,603,698 B2*	8/2003	Janzen	365/222
5,742,554		4/1998	Fujioka 365/222	6,609,236 B2	8/2003	Watanabe et al	716/8
5,754,753			Smelser 395/182.06	6,614,698 B2	9/2003	Ryan et al	365/189.04
5,761,222			Baldi 371/40.18	6,618,281 B1	9/2003	Gordon	365/49
5,765,185			Lambrache et al 711/103	6,618,314 B1*	9/2003	Fiscus et al	365/227
5,784,328			Irrinki et al 365/222	6,618,319 B2	9/2003	Ooishi et al	365/233
5,784,391			Konigsburg 371/40.18	6,628,558 B2	9/2003	Fiscus	365/222
5,808,952			Fung et al 365/222	6,636,444 B2	10/2003	Uchida et al	365/189.05
5,841,418			Bril et al 345/3	6,636,446 B2	10/2003	Lee et al	365/194
5,864,569			Roohparvar 371/40.18	6,646,942 B2*	11/2003	Janzen	365/222
5,878,059			Maclellan 371/40.13	6,662,333 B1	12/2003	Zhang et al	714/767
5,896,404			Kellogg et al 371/40.11	6,665,231 B2	12/2003	Mizuno et al	365/233
5,909,404			Schwarz 365/201	, ,		Lee	
5,912,906			Wu et al	6,697,926 B2		Johnson et al	
5,953,278			McAdams et al 365/219	6,697,992 B2		Ito et al	
5,961,660			Capps, Jr. et al 714/763	6,701,480 B1		Karpuszka et al	
5,963,103			Blodgett	6,704,230 B1		DeBrosse et al	
6,009,547			Jaquette et al 714/758	6,715,104 B2	3/2004	Imbert de Tremiolles e	
6,009,548			Chen et al				25
6,018,817			Chen et al	6,715,116 B2		Lester et al	
6,041,001			Estakhri	6,721,223 B2		Matsumoto et al	
6,041,430			Yamauchi	6,735,726 B2		Muranaka et al	
6,052,815			Zook	6,751,143 B2		Morgan et al	
6,078,543			Kim 365/230.03	6,754,858 B2		Borkenhagen et al	
6,085,283			Toda	6,775,190 B2		Setogawa	
6,085,334			Giles et al	6,778,457 B1		Burgan	
6,092,231			Sze	6,781,908 B1		Pelley et al	
6,101,614			Gonzales et al	6,788,616 B2		Takahashi	
6,125,467			Dixon	6,789,209 B1		Suzuki et al	
6,134,167	Α	10/2000	Atkinson 365/222	6,792,567 B2	9/2004	Laurent	714/763

US 7,836,374 B2

Page 3


	6,795,362	B2	9/2004	Nakai et al 365/222	2001/0029592	A1	10/2001	Walker et al 714/42
	6,807,108	B2	10/2004	Maruyama et al 365/189.05	2001/0044917	A 1	11/2001	Lester et al 714/718
	6,810,449			Barth et al 710/61	2001/0052090	A 1	12/2001	Mio 714/42
	6,819,589			Aakjer 365/185.02	2001/0052102			Roohparvar 714/773
	6,819,624			Acharya et al 365/233	2002/0013924			Yamasoto 714/763
	6,834,022			Derner et al 365/222	2002/0029316			Williams et al 711/105
	6,920,523			Le et al 711/106	2002/0144210			Borkenhagen et al 714/805
	6,934,199			Johnson et al 365/194	2002/0152444			Chen et al 714/785
	6,940,773			Poechmueller 365/222	2002/0162069			Laurent 714/763
	6,940,774			Perner 365/222	2002/0184592			Koga et al 714/763
	6,944,074			Chung et al 365/200				Hsu et al 714/773
	, ,			Klein et al 365/222	2003/0070054			Williams et al 711/173
	7,002,397			Kubo et al 327/534	2003/0093744			Leung et al 714/763
	7,027,337			Johnson et al 365/194	2003/0097608			Rodeheffer et al 714/7
	7,051,260			Ito et al	2003/0101405			Shibata 714/763
	7,095,669			Oh 365/222	2003/0149855			Shibata et al
	7,096,407			Olarig 714/768	2003/0167437			DeSota et al 714/763
	7,099,221			Klein	2003/0191888			Klein 711/105
	7,116,602			Klein	2004/0008562			Ito et al
	7,117,420			Yeung et al 714/763	2004/0064646			Emerson et al 711/131
	7,149,141			Johnson et al 365/226	2004/0083334			Chang et al 711/103
	7,167,403			Riho et al	2004/0098654			Cheng et al 714/758
	, ,			White	2004/0117723			Foss
	7,184,351			Ito et al	2004/0225944			Brueggen 714/758
	7,184,352			Klein et al 365/222	2005/0146958			Moore et al 365/203
	7,190,628			Choi et al	2006/0056259			Klein
	7,216,198			Ito et al 711/106	2006/0056260			Klein
	7,225,390			Ito et al	2006/0069856			Klein 711/106
	7,231,488			Poechmueller 711/106	2006/0206769			Klein
	7,249,289			Muranaka et al 714/48	2006/0218469			Klein
	7,254,067			Johnson et al.	2007/0268756			Johnson et al 365/189.01
	7,269,085			Sohn et al 365/222	2008/0002503			Klein
	7,272,066			Klein	2008/0092016			Pawlowski
	7,272,773			Cargnoni et al 714/763	2008/0109705			Pawlowski et al 714/767
	, ,			Klein	2008/0151671			Klein
	7,280,386			Klein				Klein
	7,317,648			Jo	2009/0021001			Johnson et al 365/191
	7,318,183			Ito et al 714/754	2005/000/207	7 1 1	3,2007	3011113011 Ct dir 303/171
	7,340,668			Klein				
	7,372,749			Poechmueller 365/200	OTHER PUBLICATIONS		BLICATIONS	
	7,444,577			Best et al 714/745	Vonii Idai at al. 6	iiDara I	David C	olf Defuesh Schome for Law Davier
	7,453,758			Hoffmann	•			elf-Refresh Scheme for Low-Power Mode Projector": IEEE Journal of
	7,478,285			Fouquet-Lapar 714/42		-		Mode Register"; IEEE Journal of
	7,500,171			Suzuki 714/763	Sond State Circu	πs, vol	. 55, NO.	2, Feb. 1998, pp. 253-259.
1 00	1/0022406			Variable at al	* aited by over	inor		

9/2001 Yamamoto et al. 714/763

2001/0023496 A1


NS

^{*} cited by examiner



(PRIOR ART)

FIG.1






FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9

MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES

This application is a divisional of U.S. patent application 5 Ser. No. 11/269,248, filed Nov. 7, 2005, U.S. Pat. No. 7,428, 687, which is a divisional of U.S. patent application Ser. No. 10/839,942, filed May 6, 2004, U.S. Pat. No. 7,099,221.

TECHNICAL FIELD

This invention relates to dynamic random access memory ("DRAM") devices and controllers for such memory device, and, more particularly, to a method and system for controlling the operation of a memory controller, a memory module or a 15 DRAM to manage the rate at which data bits stored in the DRAM are lost during refresh.

BACKGROUND OF THE INVENTION

As the use of electronic devices, such as personal computers, continue to increase, it is becoming ever more important to make such devices portable. The usefulness of portable electronic devices, such as notebook computers, is limited by the limited length of time batteries are capable of powering the device before needing to be recharged. This problem has been addressed by attempts to increase battery life and attempts to reduce the rate at which such electronic devices consume power.

Various techniques have been used to reduce power consumption in electronic devices, the nature of which often depends upon the type of power consuming electronic circuits that are in the device. For example, electronic devices, such a notebook computers, typically include dynamic random access memory ("DRAM") devices that consume a substantial amount of power. As the data storage capacity and operating speeds of DRAM devices continues to increase, the power consumed by such devices has continued to increase in a corresponding manner.

In general, the power consumed by a DRAM increases 40 with both the capacity and the operating speed of the DRAM devices. The power consumed by DRAM devices is also affected by their operating mode. A DRAM, for example, will generally consume a relatively large amount of power when the memory cells of the DRAM are being refreshed. As is 45 well-known in the art, DRAM memory cells, each of which essentially consists of a capacitor, must be periodically refreshed to retain data stored in the DRAM device. Refresh is typically performed by essentially reading data bits from the memory cells in each row of a memory cell array and then 50 writing those same data bits back to the same cells in the row. A relatively large amount of power is consumed when refreshing a DRAM because rows of memory cells in a memory cell array are being actuated in the rapid sequence. Each time a row of memory cells is actuated, a pair of digit 55 lines for each memory cell are switched to complementary voltages and then equilibrated. As a result, DRAM refreshes tends to be particularly power-hungry operations. Further, since refreshing memory cells must be accomplished even when the DRAM is not being used and is thus inactive, the 60 amount of power consumed by refresh is a critical determinant of the amount of power consumed by the DRAM over an extended period. Thus many attempts to reduce power consumption in DRAM devices have focused on reducing the rate at which power is consumed during refresh.

Refresh power can, of course, be reduced by reducing the rate at which the memory cells in a DRAM are being

2

refreshed. However, reducing the refresh rate increases the risk of data stored in the DRAM memory cells being lost. More specifically, since, as mentioned above, DRAM memory cells are essentially capacitors, charge inherently leaks from the memory cell capacitors, which can change the value of a data bit stored in the memory cell over time. However, current leaks from capacitors at varying rates. Some capacitors are essentially short-circuited and are thus incapable of storing charge indicative of a data bit. These 10 defective memory cells can be detected during production testing, and can then be repaired by substituting non-defective memory cells using conventional redundancy circuitry. On the other hand, current leaks from most DRAM memory cells at much slower rates that span a wide range. A DRAM refresh rate is chosen to ensure that all but a few memory cells can store data bits without data loss. This refresh rate is typically once every 64 ms. The memory cells that cannot reliably retain data bits at this refresh rate are detected during production testing and replaced by redundant memory cells. 20 However, the rate of current leakage from DRAM memory cells can change after production testing, both as a matter of time and from subsequent production steps, such as in packaging DRAM chips. Current leakage, and hence the rate of data loss, can also be effected by environmental factors, such as the temperature of DRAM devices. Therefore, despite production testing, a few memory cells will typically be unable to retain stored data bits at normal refresh rates.

One technique that has been used to reduce prevent data errors during refresh is to generate an error correcting code "ECC" from each item of stored data, and then store the ECC along with the data. A computer system 10 employing typical ECC techniques is shown in FIG. 1. The computer system 10 includes a central processor unit ("CPU") 14 coupled to a system controller 16 through a processor bus 18. The system controller 16 is coupled to input/output ("I/O") devices (not shown) through a peripheral bus 20 and to an I/O controller 24 through an expansion bus 26. The I/O controller 24 is also connected to various peripheral devices (not shown) through an I/O bus 28.

The system controller 16 includes a memory controller 30 that is coupled to several memory modules 32a-c through an address bus 36, a control bus 38, a syndrome bus 40, and a data bus 42. Each of the memory modules 32a-c includes several DRAM devices (not shown) that store data and an ECC. The data are coupled through the data bus 42 to and from the memory controller 30 and locations in the DRAM devices mounted on the modules 32a-c. The locations in the DRAM devices to which data are written and data are read are designated by addresses coupled to the memory modules 32a-c on the address bus 36. The operation of the DRAM devices in the memory modules 32a-c are controlled by control signals coupled to the memory modules 32a-c on the control bus 38.

In operation, when data are to be written to the DRAM devices in the memory modules 32a-c, the memory controller 30 generates an ECC, and then couples the ECC and the write data to the memory modules 32a-c through the syndrome bus. 40 and the data bus 42, respectively, along with control signals coupled through the control bus 38 and a memory address coupled through the address bus 36. When the store data are to be read from the DRAM devices in the memory modules 32a-c, the memory controller 30 applies to the memory modules 32a-c control signals through the control bus 38 and a memory address 36 through the address bus.

Read data and the corresponding syndrome are then coupled from the memory modules 32a-c to the memory controller 30 through the data bus 42 and syndrome bus 40, respectively.

The memory controller 30 then uses the ECC to determine if any bits of the read data are in error, and, if not too many bits are in error, to correct the read data.

One example of a conventional memory controller **50** is shown in FIG. **2**. The operation of the memory controller **50** is controlled by a memory control state machine **54**, which outputs control signals on the control bus **38**. The state machine **54** also outputs a control signal to an address multiplexer **56** that outputs an address on the address bus **36**. The most significant or upper bits of an address are coupled to a first port the multiplexer **56** on an upper address bus **60**, and the least significant or lower bits of an address are coupled to a second port of the multiplexer **56** on a lower address bus **62**. The upper and lower address buses **60**, **62**, respectively are coupled to an address bus **18**A portion of the processor bus **18** (FIG. **1**).

A data bus portion 18D of the processor bus 18 on which write data are coupled is connected to a buffer/transceiver 70 and to an ECC generator 72. A data bus portion 18D' on which read data are coupled is connected to an ECC check/correct 20 circuit 74. In practice, both data bus portions 18D and 18D' comprise a common portion of the processor bus 18, but they are illustrated as being separate in FIG. 2 for purposes of clarity. The ECC generator 72 generates an ECC from the write data on bus 18D, and couples the syndrome to the buffer 25 transceiver through an internal ECC syndrome bus 74. The ECC check/correct circuit 76 receives read data from the buffer transceiver 70 through an internal read bus 78 and a syndrome through an internal ECC syndrome bus 80. The buffer/transceiver 70 applies the syndrome received from the 30 ECC generator 72 to the memory modules 32a-c (FIG. 1) through the syndrome bus 40. The buffer/transceiver 70 couples the syndrome to the memory modules 32a-c along with the write data, which are coupled through the data bus **42**. The buffer/transceiver **70** also couples read data from the 35 data bus 42 and a syndrome from the syndrome bus 40 to the ECC check/correct circuit 76. The ECC check/correct circuit 76 then determines whether or not any of the bits of the read data are in error. If the ECC's check/correct circuit **76** determines that any of the bits of the read data are in error, it 40 corrects those bits as long as a sufficiently low number of bits are in error that they can be corrected. As is well-known in the art, the number of bits in the syndrome determines the number of bits of data that can be corrected. The uncorrected read data, if no error was detected, or the corrected read data, if an 45 error was detected, are then coupled through the data bus **18**D'. In the event a correctable error was found, the ECC check/correct circuit **76** generates a read error R_ERROR signal, which is coupled to the memory control state machine **54**. If, however, too many bits of the read data were in error to 50 be corrected, the ECC check/correct circuit 76 generates a fatal error F_ERROR signal, which is coupled to the CPU 14 (FIG. 1).

The memory controller **50** also includes a refresh timer **84** that schedules a refresh of the DRAM devices in the memory 55 modules **32***a-c* at a suitable rate, such as once every 64 ms. The refresh timer **84** periodically outputs a refresh trigger signal on line **88** that causes the memory control state machine **54** to issue an auto refresh command on the control bus **38**.

The use of ECCs in the memory controller **50** shown in FIG. **2** can significantly improve the reliability of data stored in the DRAM devices in the memory modules **32***a-c*. Furthermore, the refresh timer **84** can cause the DRAMs to be refreshed at a slower refresh rate since resulting data bit errors can be corrected. The use of a slower refresh rate can provide the significant advantage of reducing the power consumed by

4

the DRAM. However, the use of ECCs requires that a significant portion of the DRAM storage capacity be used to store the ECCs, thus effectively reducing the storage capacity of the DRAM. Further, the use of ECCs can reduce the rate at the DRAM can be refreshed because the ECC must be used to check and possibly correct each item of data read from the DRAM during refresh. Furthermore, the need to perform ECC processing on read data all during refresh can consume a significant amount of power. Also, if the ECCs are not used during normal operation, it is necessary to refresh the DRAM array at the normal refresh rate while checking the entire array for data errors and correcting any errors that are found before switching to the normal operating mode.

There is therefore a need for a method and system that eliminates or corrects data storage errors produced during refresh of a DRAM either without the use of ECCs or without the need to repetitively correct data errors with ECCs.

SUMMARY OF THE INVENTION

A system and method for refreshing rows of dynamic random access memory cells avoids data loss even though some of the memory cells are operational but prone to errors during refresh. The system and method refreshes the rows of memory cells that do not contain any error-prone memory cells at a first rate, and they refresh the rows of memory cells that contain at least one error-prone memory cell at a second rate that is higher than the first rate. The rows containing an error-prone memory cell are preferably refreshed at a more rapid rate by detecting when a row of memory cells is refreshed that has a row address that is offset from the row containing an error-prone memory cell by a predetermined quantity of rows, such as half. After detecting the row of memory cells is being refreshed, the row containing at least one error-prone memory cell is refreshed. The rows of memory cells containing at least one error-prone memory cell are detected by writing data to the memory cells in the dynamic random access memory. Following a refresh of the memory cells, the data stored in the memory cells are read to detect data read errors. These data read errors may be detected by storing error correcting codes along with the data, which are then read and processed to identify and correct the read data errors.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a conventional computer system.

FIG. 2 is a block diagram of a conventional memory controller that may be used in the computer system of FIG. 1.

FIG. 3 is a block diagram of a computer system according to one embodiment of the invention.

FIG. 4 is a block diagram of a memory controller according to one embodiment of the invention that may be used in the computer system of FIG. 3.

FIG. 5 is a flow chart showing a procedure for transferring error-prone row addresses from a memory module to the memory controller of FIG. 4 and for storing the error-prone row addresses in the memory controller.

FIG. **6** is a flow chart showing a procedure identifying error-prone row addresses and for storing information about the error-prone row addresses in a memory module.

FIG. 7 is a schematic diagram illustrating the manner in which the memory controller of FIG. 3 may insert extra refreshes of rows containing at least one error-prone memory cell.

FIG. **8** is a block diagram of a computer system according to another embodiment of the invention.

FIG. 9 is a block diagram of a computer system according to still another embodiment of the invention.

DETAILED DESCRIPTION

One embodiment of a computer system 100 according to one embodiment of the invention is shown in FIG. 3. The $_{10}$ computer system 100 uses many of the same components that are used in the conventional computer system 10 of FIG. 1. Therefore, in the interest of brevity, these components have been provided with the same reference numerals, and an explanation of their operation will not be repeated. The com- 15 puter system 100 of FIG. 3 differs from the computer system 10 of FIG. 1 by including memory modules 102a-c that each include a non-volatile memory 110a-c, respectively (only 110a is shown in FIG. 3). The non-volatile memories 110a-cstore row addresses identifying rows containing one or more memory cells in the DRAM devices in the respective modules 102a-c that are prone to errors because they discharge at a relatively high rate. The computer system 100 also differs from the computer system 10 of FIG. 1 by including circuitry that detects and identifies these error-prone memory cells and subsequently takes protective action. More specifically, as described in greater detail below, a memory controller 120 in the computer system 100 uses ECC techniques to determine which memory cells are error-prone during refresh. Once 30 these error-prone memory cells have been identified, the memory controller 120 inserts additional refreshes for the rows containing these memory cells. As a result, this more rapid refresh is performed only on the rows containing memory cells that need to be refreshed at a more rapid rate so that power is not wasted refreshing memory cells that do not need to be refreshed at a more rapid rate.

One embodiment of the memory controller 120 that is used in the computer system 100 is shown in FIG. 4. The memory controller 120 uses many of the same components that are 40 used in the conventional memory controller 50 of FIG. 2. Again, in the interest of brevity, these components have been provided with the same reference numerals, and an explanation of their operation will not be repeated except to the extent that they perform different or additional functions in the 45 memory controller 120. In addition to the components included in the memory controller 50, the memory controller **120** includes a failing address register and comparator unit ("FARC") 124 that stores the row addresses containing errorprone memory cells requiring refreshes at a more rapid rate. The FARC **124** is coupled to the raw write data bus **18**D to receive from the CPU 14 (FIG. 3) the row addresses that are stored in the non-volatile memories 110a-c (FIG. 3). At power-up of the computer system 100, the CPU 14 performs a process 130 to either transfer the row addresses from the 55 non-volatile memories 110a-c to the FARC 124 as shown in the flow-chart of FIG. 5 or to test the DRAMs in the memory modules 102a-c to determine which rows contain at least one error-prone memory cell and then program the non-volatile memories 110a-c and the FARC, as shown in the flow-chart $_{60}$ of FIG. **6**.

With reference, first, to FIG. 5, the process 130 is entered during power-on at step 134. The non-volatile memories 110*a-c* are then read at 136 by the CPU 14 coupling read addresses to the non-volatile memories 110*a-c* and the I/O 65 controller coupling control signals to the non-volatile memories 110*a-c* through line 137. The FARC 124 is then initial-

6

ized at **140** before continuing at **142** by the CPU **14** coupling the row addresses through the raw write data bus **18**D and the data bus **126**.

In the event row addresses have not yet been stored in the 5 non-volatile memories 110a-c, the memory controller 120may determine which rows contain error-prone memory cells and program the non-volatile memories 110a-c with the addresses of such rows. The non-volatile memories 110a-care initially programmed by the CPU 14 writing data to the DRAMs in the memory modules 110a-c and then reading the stored data from the DRAMs after the DRAMs have been refreshed over a period. Any errors that have arisen as a result of excessive discharge of memory cells during the refresh are detected by the ECC check/correct circuit 76. As the DRAMs are read, the row addresses coupled to the DRAMs through the address bus 18A are stored in address holding registers 128 and coupled to the FARC 124. If the read data are in error, the ECC check/correct circuit **76** outputs an R_ERROR that is coupled through line 148 to the memory control state machine **54**. The memory control state machine **54** then processes the R_ERROR signal using the process 150 shown in FIG. 6. The process is initiated by the memory control state machine 54 upon receipt of the R_ERROR signal at step 154. The address holding register 128 is then read at 156, and a determination is made at **160** whether the row responsible for the R_ERROR signal being -generated is a new row in which an error-prone memory cells previously not been detected. If an error-prone memory cells was previously detected, the row address being output from the read address holding register **128** has already been recorded for extra refreshes. The process 150 can therefore progress direction to the final continue step 162 without the need for further action.

If an error-prone memory cells had previously not been detected in the current row, the row address being output from the address holding register 128 is transferred to the FARC 124 at step 164. This is accomplished by the memory control state machine 54 outputting a "FAIL" signal on line 132 that causes the FARC 124 to store the current row address, which is output from the address holding registers 128 on bus 138.

The address is also appended at step 168 to the non-volatile memory 110 in the memory module 102a-c containing the DRAM having the error-prone memory cell. This is accomplished by coupling data identifying the row addresses containing error-prone memory cells to the raw write data bus 18D. The data identifying the row addresses are then coupled to the memory modules 102a-c for storage in the non-volatile memories 110a-c.

Once either the process 130 of FIG. 5 or the process 150 of FIG. 6 has been completed for all rows, the row addresses identifying rows containing one or more error-prone memory cells have been stored in the FARC 124. The memory controller 120 is then ready to insert extra refreshes of such rows. As is well known in the art, when an auto-refresh command is issued to a DRAM, an internal refresh counter in the DRAM generates row addresses that are used to select the rows being refreshed. However, since these row addresses are not coupled from the DRAMs to the memory controller 120, the address of each row being refreshed must be determined in the memory controller 120. This is accomplished by using a refresh shadow counter 170 to generate refresh row addresses in the same that the refresh counter in the DRAMs generate such addresses. Furthermore, for the memory controller 120, the addresses that are used for refreshing the memory cells in the DRAMs are generated by the memory controller 120. When the memory control state machine **54** issues an autorefresh command to a DRAM, it outputs a trigger signal on line 174 that resets the refresh shadow counter 170 and the

refresh timer **84** and causes the refresh shadow counter **170** to begin outputting incrementally increasing row addresses. These incrementally increasing row addresses are coupled to the DRAMs via the address bus **18**A, and they are also coupled to the FARC **124** via bus **176**. However, the most 5 significant bit ("MSB") of the row address is applied to an inverter **178** so that the FARC **124** receives a row address that is offset from the current row address by one-half the number of rows in the DRAMs. This offset row address is compared to the addresses of the rows containing error-prone memory 10 cell(s) that are stored in the FARC **124**. In the event of a match, the FARC **124** outputs a HIT signal on line **180**.

The memory control state machine **54** responds to the HIT signal by inserting an extra refresh of the row identified by the offset address. For this purpose, the address bus **18**A receives 15 all but the most significant bit of the row address from the refresh shadow counter **170** and the most significant bit from the FARC **124** on line **182**. As a result, the row identified by the offset is refreshed twice as often as other rows, i.e., once when the address is output from the refresh shadow counter 20 **170** and once when the row address offset from the address by one-half the number of rows is output from the refresh shadow counter **170**.

The manner in which extra refreshes of rows occurs will be apparent with reference to FIG. 7, which shows the output of 25 the refresh shadow counter 170 (FIG. 4) on the left hand side and the addresses of the rows actually being refreshed on the right hand side. Every 64 ms, the refresh shadow counter 170 addresses that increment from outputs row "000000000000" to "111111111111". For purposes of 30 illustration, assume that row "000000000000" contains one or more error-prone memory cells. This row will be refreshed in normal course when the refresh shadow counter 170 out-When the refresh shadow counter 170 has counted three 35 counts past one-half of the rows, it outputs count "10000000000010." However, the MSB is inverted by the inverter 178 so that the FARC 124 receives a count of "000000000000000000". Since this count corresponds to an address for a row containing one or more error-prone memory 40 cells, a refresh of row "0000000000000" is inserted between row "10000000000000" and row "1000000000011," as shown on the right hand side of FIG. 7.

Although the memory controller 120 refreshes rows containing one or more error-prone memory cells twice as often 45 as other rows, it may alternatively refresh rows containing error-prone memory cells more frequently. This can be accomplished by inverting the MSB and the next to MSB ("NTMSB") of the row address coupled from the refresh shadow counter 170 to the FARC 124. A row would then be 50 refreshed when the refresh shadow counter 170 outputs its address, when the refresh shadow counter 170 outputs its address with the NTMSB inverted, when the refresh shadow counter 170 outputs its address with the MSB inverted, and when the refresh shadow counter 170 outputs its address with 55 both the MSB and the NTMSB inverted. Other variations will be apparent to one skilled in the art.

A computer system 190 according to another embodiment of the invention is shown in FIG. 8. In this embodiment, the computer system 190 includes the conventional memory controller 30 of FIG. 1 coupled to memory modules 194a-c. Each of the memory modules 194a-c includes several DRAMs 196, although only one DRAM is shown in FIG. 8. The DRAM 196 includes the FARC 124, which is coupled to a refresh counter 198 through inverting circuitry 200. The 65 FARC 124 is initialized with data stored in a non-volatile memory 202 that identifies the addresses of the rows contain-

8

ing one or more error-prone memory cells. The non-volatile memory 202 is initially programmed in the same manner that the non-volatile memory was programmed, as explained above, using ECC circuitry 204. The inverting circuitry 200 inverts appropriate bits of refresh addresses generated by the refresh counter 198 to schedule extra refreshes of rows containing one or more error-prone memory cells. The DRAM 196 also includes a memory control state machine 210 that controls the operation of the above-described components.

A computer system 220 according to another embodiment of the invention is shown in FIG. 9. This embodiment includes several memory modules 224a-c coupled to a memory controller 230. The memory modules 224a-c each include the ECC generator 72 and ECC check/correct circuit 76 of FIGS. 2 and 3 as well as the other components that are used to determine which rows contain one or more errorprone memory cells. The computer system 220 does not include a syndrome bus 40, of course, since the ECC syndromes are generated in the memory modules 224a-c. However, once the memory modules 224a-c have determined the address of rows containing one or more error-prone memory cells, it programs a non-volatile memory device 234 in each of the memory modules 224a-c with those addresses. DRAMs 238 each include the FARC 124, the refresh counter 198, the inverting circuitry 200, and the memory control state machine 210 of FIG. 8 to schedule extra refreshed of rows containing one or more error-prone memory cell, as previously explained.

Although the component of the various embodiments have been explained as being in either a memory controller, a memory module or a DRAM, it will be understood that there is substantial flexibility in the location of many components. For example, the FARC 124 may be either in the memory controller as shown in FIG. 4, the DRAMs as shown in FIGS. 8 and 9, or in the memory modules separate from the DRAMs. Furthermore, although the present invention has been described with reference to the disclosed embodiments, persons skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.

I claim:

1. A method of operating a processor-based system having a memory controller and a memory module containing a memory device, the method comprising:

storing in the memory module identifying information corresponding to memory cells having relatively weak data retention characteristics;

transferring the identifying information from the memory module to the memory controller;

generating first refresh addresses in the memory device by incrementing a counter in the memory device,

generating second refresh addresses in the controller by incrementally counting in synchronism with the incrementing of the counter in the memory device so that the second refresh addresses generated in the controller correspond to respective ones of the first refresh addresses generated in the memory device;

determining in the memory controller a third refresh address corresponding to memory cells currently being refreshed in the memory device by using the second refresh addresses generated in the controller;

comparing each of the second refresh addresses to the identifying information transferred to the memory controller to identify a characteristic of the identifying information that matches the characteristic of each of the third refresh addresses; and

- in the event a match is found, refreshing the memory cells corresponding to the identifying information that is being compared to each of the third refresh addresses.
- 2. The method of claim 1, further comprising storing the transferred identifying information in the memory controller, 5 and wherein the act of comparing each of the second refresh addresses to the identifying information comprises comparing the each of the second refresh addresses to the stored identifying information.
- 3. The method of claim 1 wherein the memory module 10 further includes a non-volatile memory, wherein the memory device comprises a volatile memory device, and wherein the act of storing in the memory module identifying information corresponding to memory cells having relatively weak data retention characteristics comprises storing the identifying 15 information in the non-volatile memory device.
 - 4. The method of claim 1, further comprising: receiving write data from the processor; storing the write data in the memory device;

generating respective ECC syndrome bits in the controller, ²⁰ the ECC syndrome bits corresponding to the write data; storing the ECC syndrome bits;

reading data from the memory device; and

using the stored ECC syndrome bits to determine if the read data are in error.

- 5. The method of claim 4 wherein the act of storing the ECC syndrome bits comprises storing the ECC syndrome bits in the memory module.
- 6. The method of claim 1 wherein the act of comparing each of the second refresh addresses to the identifying information transferred to the memory controller comprises:

inverting at least one of the bits of each of the second refresh addresses to provide a comparison address; and comparing the comparison address to the identifying information transferred to the memory controller.

- 7. The method of claim 6 wherein the act of inverting at least one of the bits of each of the second refresh addresses to provide a comparison address comprises inverting the most significant bit of each of the second refresh addresses.
 - 8. A system, comprising:
 - a processor; and
 - a memory module, comprising:
 - at least one memory device including a first refresh counter generating first refresh addresses, the 45 memory device being configured to use the refresh addresses to refresh respective memory cells in the at least one memory device;
 - a first data record storing in the memory module identifying information corresponding to memory cells in the at least one memory device having relatively weak data retention characteristics; and
 - a memory controller coupled to the processor and the memory module, the memory controller comprising:
 - a controller operable to transfer at least some of the identifying information from the memory module to the memory controller, the controller further being structured to generate and apply to the memory module a refresh command responsive to receiving a first signal;
 - a second refresh counter configured to generate second refresh addresses in the controller in synchronism with the first refresh addresses generated by the first refresh counter so that each of the second refresh addresses generated in the controller correspond to 65 respective ones of the first refresh addresses generated in the memory device: and

10

- a detection circuit receiving the second refresh addresses and at least some of the identifying information transferred to the memory controller, the detection circuit being operable to use the second refresh addresses and at least some of the identifying information transferred to the memory controller to detect a characteristic of at least some of the identifying information that matches a characteristic of each of the second refresh addresses and to generate the first signal responsive thereto, the detection circuit comprising:
 - an address modification circuit receiving each of the second refresh addresses and being operable to modify each of the received second refresh addresses to generate a modified refresh address, the address modification circuit comprising an inverter receiving a least one bit of a plurality of address bits corresponding to each of the received second refresh addresses; and
 - a comparator structured to compare the modified refresh address to at least some of the identifying information transferred to the memory controller and to generate the first signal responsive to a match between the compared modified refresh address and identifying information.
- 9. The system of claim 8 wherein the at least one memory device comprises at least one dynamic random access memory device.
- 10. The system of claim 8 wherein the memory controller further comprises a programmable storage device operable to store at least some of the identifying information transferred from the memory module to the memory controller.
 - 11. The system of claim 8, further comprising:
 - a system for testing the memory device included in the memory module to identify memory cells in the memory device that have relatively weak data retention characteristics; and
 - passing addresses corresponding to the memory cells in the memory device that have relatively weak data retention characteristics to the first data record for storage in the first data record.
- 12. A method of operating a processor-based system having a memory controller and a memory module containing a memory device, the method comprising:
 - storing in the memory module identifying information corresponding to memory cells having relatively weak data retention characteristics;
 - generating first refresh addresses in the memory device by incrementing a first counter in the memory device;
 - transferring the identifying information from the memory module to the memory controller;
 - determining in the memory controller a second refresh address corresponding to memory cells currently being refreshed in the memory device, the second refresh address being determined by incrementing a second counter in the controller in synchronism with the incrementing of the first counter in the memory device so that each of the second refresh addresses generated in the controller correspond to respective ones of the first refresh addresses generated in the memory device, the second counter being separate from the first counter;
 - inverting at least one of the bits of the second refresh address corresponding to memory cells currently being refreshed in the memory device to provide a comparison refresh address,

- comparing the comparison refresh address to the identifying information transferred to the memory controller; and
- in the event a match is found, refreshing the memory cells corresponding to the identifying information that is 5 being compared to the comparison refresh address.
- 13. The method of claim 12 wherein the act of inverting at least one of the bits of the second refresh address to provide a comparison address comprises inverting the most significant bit of the second refresh address.
 - 14. A system, comprising:
 - a processor; and
 - a memory module, comprising:
 - at least one memory device having a first refresh counter generating first refresh addresses, the at least one memory device being configured to use the first refresh addresses to refresh respective memory cells in the at least one memory device;
 - a first data record storing in the memory module identifying information corresponding to memory cells in the at least one memory device having relatively weak data retention characteristics; and
 - a memory controller coupled to the processor and the memory module, the memory controller comprising:
 - a controller operable to transfer at least some of the identifying information from the memory module to the memory controller, the controller further being structured to generate and apply to the memory module a refresh command responsive to receiving a first 30 signal; and
 - a circuit that is structured to provide second refresh addresses from within the memory controller, the circuit comprising:
 - a second refresh counter configured to generated second refresh addresses in the memory controller;
 - a circuit for incrementing the second refresh counter in synchronism with the first refresh counter so that each of the second refresh addresses generated in

12

- the controller corresponding to a respective one of the first refresh addresses generated in the memory device; and
- a detection circuit receiving each of the second refresh addresses and at least some of the identifying information transferred to the memory controller, the detection circuit being operable to use the each of the refresh addresses and at least some of the identifying information transferred to the memory controller to detect a characteristic of at least some of the identifying information that matches a characteristic of the at least a portion of each of the refresh addresses and to generate the first signal responsive thereto.
- 15. The system of claim 14 wherein the detection circuit comprises:
 - an address modification circuit receiving the each of the second refresh addresses and being operable to modify the each of the received second refresh addresses to generated a respective modified refresh address; and
 - a comparator structured to compare each of the modified refresh addresses to at least some of the identifying information transferred to the memory controller.
- 16. The system of claim 14 wherein the at least one memory device comprises at least one dynamic random access memory device.
 - 17. The system of claim 14 wherein the memory controller further comprises a programmable storage device operable to store at least some of the identifying information transferred from the memory module to the memory controller.
 - 18. The system of claim 14, further comprising a system configured to test the memory device included in the memory module to identify memory cells in the memory device that have relatively weak data retention characteristics, the system being configured to pass addresses corresponding to the memory cells in the memory device that have relatively weak data retention characteristics to the first data record for storage in the first data record.

* * * *

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,836,374 B2

APPLICATION NO. : 12/235298

DATED : November 16, 2010 INVENTOR(S) : Dean A. Klein

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In column 8, line 52, in Claim 1, delete "device," and insert -- device; --, therefor.

In column 9, line 16, in Claim 3, delete "device." and insert -- device. --, therefor.

In column 9, line 67, in Claim 8, delete "device:" and insert -- device; --, therefor.

In column 10, line 17, in Claim 8, delete "a least" and insert -- at least --, therefor.

Signed and Sealed this Fourth Day of January, 2011

David J. Kappos

Director of the United States Patent and Trademark Office