

US007779182B2

(12) United States Patent

Arndt et al.

US 7,779,182 B2 (10) Patent No.:

(45) Date of Patent: Aug. 17, 2010

SYSTEM FOR FULLY TRUSTED ADAPTER (54)VALIDATION OF ADDRESSES REFERENCED IN A VIRTUAL HOST TRANSFER REQUEST

Inventors: **Richard Louis Arndt**, Austin, TX (US); Giora Biran, Zichron-Yaakov (IL); Harvey Gene Kiel, Rochester, MN

(US); Vadim Makhervaks, Austin, TX (US); Renato John Recio, Austin, TX (US); Leah Shaley, Zichron-Yaakov (IL); Jaya Srikrishnan, Wappingers

Falls, NY (US)

Assignee: International Business Machines (73)

Corporation, Armonk, NY (US)

Subject to any disclaimer, the term of this Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 13 days.

Appl. No.: 12/342,030

Dec. 22, 2008 (22)Filed:

(65)**Prior Publication Data**

> US 2009/0144462 A1 Jun. 4, 2009

Related U.S. Application Data

Continuation of application No. 11/068,664, filed on (63)Feb. 28, 2005, now Pat. No. 7,475,166.

Int. Cl. (51)G06F 13/12 (2006.01)G06F 13/28 (2006.01)G06F 12/00

(2006.01)H04L 12/28 (2006.01) $H04J \ 3/16$ (2006.01)

(52)710/28; 710/36; 710/100; 710/200; 710/306; 710/53; 370/252; 370/406; 370/241; 370/469

(58)710/36, 28, 200, 10, 306, 100, 53; 714/1; 718/104; 717/131; 719/310, 321; 370/469, 370/241, 409, 252; 711/151; 709/238

See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

5,659,786 A 8/1997 George et al.

(Continued)

FOREIGN PATENT DOCUMENTS

EP 1508855 A2 2/2005

OTHER PUBLICATIONS

"Virtual Interface Architecture Specification", Version 1.0, Dec. 1997, pp. 11-12, 20-22, 55-57, 64-66, retrieved Apr. 19, 2006. http:// rimonbarr.com/repository/cs614/san_10.pdf.


(Continued)

Primary Examiner—Henry W. H. Tsai Assistant Examiner—Tushar S Shah (74) Attorney, Agent, or Firm—Yee & Associates, P.C.; Diana R. Gerhardt


ABSTRACT (57)


A computer program product and distributed data processing system that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to validate that a direct memory access address referenced by an incoming I/O transaction that was initiated through a memory mapped I/O operation are associated with a virtual adapter or virtual resource that is referenced by the incoming memory mapped I/O operation is provided. Specifically, the present invention is directed to a mechanism for sharing conventional PCI (Peripheral Component Interconnect) I/O adapters, PCI-X I/O Adapters, PCI-Express I/O Adapters, and, in general, any I/O adapter that uses a memory mapped I/O interface for communications. A single physical I/O adapter validates that one or more direct memory access addresses referenced by an incoming I/O transaction initiated through a memory mapped I/O operation are associated with a virtual adapter or virtual resource that is referenced by the incoming memory mapped I/O operation.


13 Claims, 12 Drawing Sheets



U.S. PATENT	DOCUMENTS	2005/0044301 A1	2/2005	Vasilevsky et al.
O.D. IIII	DOCOMENTO	2005/0076157 A1		Serizawa et al.
5,748,866 A 5/1998	Edgar et al.	2005/0091365 A1		Lowell et al.
6,091,727 A 7/2000	Han et al.	2005/0097384 A1		Uehara et al.
6,111,894 A 8/2000	Bender et al.	2005/0102682 A1		Shah et al.
6,134,641 A 10/2000	Anand	2005/0119996 A1		Ohata et al.
6,279,046 B1 8/2001	Armstrong et al.	2005/0120160 A1		Plouffe et al.
6,369,822 B1 4/2002	Peevers et al.	2005/0120100 111 2005/0182788 A1		Arndt et al.
6,453,392 B1 9/2002	Flynn, Jr.	2005/0240932 A1		Billau et al.
6,629,157 B1 9/2003	Falardeau et al.			Enko et al.
6,629,162 B1 9/2003	Arndt et al.		12/2005	
6,662,289 B1 12/2003	Ang	2006/0044301 A1	3/2006	
6,665,759 B2 12/2003	_	2006/0069828 A1		Goldsmith
6,704,284 B1 3/2004	Stevenson et al.	2006/0080579 A1		Rothman et al.
	McKee	2006/0000375 AT		Broberg et al.
6,760,783 B1 7/2004		2006/0112370 A1 2006/0184349 A1	8/2006	
	Cowan	2006/0184349 A1 2006/0193327 A1		Arndt et al.
6,816,895 B2 11/2004				
6,823,418 B2 11/2004		2006/0195617 A1		Arndt et al.
6,826,123 B1 11/2004		2006/0195618 A1		Arndt et al.
6,880,021 B2 4/2005		2006/0195619 A1		Arndt et al.
, ,		2006/0195620 A1		Arndt et al.
, ,	Arndt et al.	2006/0195623 A1		Arndt et al.
7,043,267 B1 5/2006		2006/0195626 A1		Arndt et al.
, ,	Moriki et al.	2006/0195634 A1		Arndt et al.
7,260,664 B2 8/2007		2006/0195642 A1	8/2006	Arndt et al.
, ,	Arndt et al.	2006/0195663 A1	8/2006	Arndt et al.
, ,	Arndt et al.	2006/0195673 A1	8/2006	Arndt et al.
, , , , , , , , , , , , , , , , , , ,	Arndt et al.	2006/0195848 A1	8/2006	Arndt et al.
	Arndt et al.	2006/0209863 A1	9/2006	Arndt et al.
, ,	Arndt et al.	2006/0212870 A1	9/2006	Arndt et al.
7,484,210 B2 1/2009	Lewites et al.	2006/0224790 A1	10/2006	Arndt et al.
7,502,370 B2 3/2009	Pettey	2006/0239287 A1	10/2006	Johnsen et al.
2002/0069335 A1 6/2002	Flylnn, Jr.	2006/0242330 A1	10/2006	Torudbakken et al.
2002/0085493 A1 7/2002	Pekkala et al.	2006/0242332 A1	10/2006	Johnsen et al.
2002/0112102 A1 8/2002	Tarui et al.	2006/0242333 A1		
2002/0129172 A1 9/2002	Baskey et al.	2006/0242352 A1		Torudbakken et al.
2002/0129212 A1 9/2002	Lee et al.	2006/0242354 A1		Johnsen et al.
2003/0005130 A1 1/2003	Cheng et al.	2006/0253619 A1		Torudbakken et al.
	Dawkins et al.	2007/0061441 A1*		Landis et al 709/224
2003/0061379 A1 3/2003	Craddock et al.	2007/0067435 A1*		Landis et al
2003/0107558 A1 6/2003	Bryborn et al.	2007/0007433 AT*		Robinson et al 703/224
	Johnson	2007/0005111 711	4/2007	1001113011 Ct a1 7 10/1
	McKee	OT]	HER PU	BLICATIONS
	Axnix et al.			
	Lavelle et al.	Jann et al., "Dynamic	Reconfigu	aration: Basic Building Blocks for
	Tierney et al.	Autonomic Computing	on IBM F	PSeries Servers," IBM System Jour-
2003/0204648 A1 10/2003		nal, vol. 42, Jan. 2003	pp. 29 - 37.	
	Fernandes et al.	"Logical Partition Secu	irity in the	e IBM @server pSeries 690", IBM,
	Moser et al.	2002, pp. 1-13.		
	Pettey et al.	Hensbergen, "The Effect of Virtualization on OS Interference", IBM		
	Arndt et al.	Research, Proceedings of 1st workshop on Operating Systems Inter-		
		ference in High Performance Applications, Aug. 2005, p. 1-6.		
	Craddock et al.	Microsoft Computer Dicitonary, 5th ed. Microsoft Press 2002, p.		
	Pettey	150.	.	/ 1
	Fultheim et al.	.), •		
2005/0044205 A1 2/2005	Sankaranarayan et al.	* cited by examiner		












FIG. 6









FIG. 7








FIG. 11










FIG. 15





1

SYSTEM FOR FULLY TRUSTED ADAPTER VALIDATION OF ADDRESSES REFERENCED IN A VIRTUAL HOST TRANSFER REQUEST

This application is a continuation of application Ser. No. 5 11/068,664, filed Feb. 28, 2005, now issued as U.S. Pat. No. 7,475,166.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is related to commonly assigned and copending U.S. patent application Ser. No. 11/066,424 entitled "Method, System and Program Product for Differentiating Between Virtual Hosts on Bus Transactions and Associating 15 Allowable Memory Access for an Input/Output Adapter that Supports Virtualization"; U.S. patent application Ser. No. 11/066,645 entitled "Virtualized I/O Adapter for a Multi-Processor Data Processing System"; U.S. patent application Ser. No. 11/065,869 entitled "Virtualized Fibre Channel 20 Adapter for a Multi-Processor Data Processing System"; U.S. patent application Ser. No. 11/065,951 entitled "Interrupt Mechanism on an IO Adapter That Supports Virtualization"; U.S. patent application Ser. No. 11/066,201 entitled "System and Method for Modification of Virtual Adapter Resources in 25 a Logically Partitioned Data Processing System"; U.S. patent application Ser. No. 11/065,818 entitled "Method, System, and Computer Program Product for Virtual Adapter Destruction on a Physical Adapter that Supports Virtual Adapters"; U.S. patent application Ser. No. 11/066,518 entitled "System 30 and Method of Virtual Resource Modification on a Physical Adapter that Supports Virtual Resources"; U.S. patent application Ser. No. 11/066,096 entitled "System and Method for Destroying Virtual Resources in a Logically Partitioned Data Processing System"; U.S. patent application Ser. No. 11/066, 35 419 entitled "Association of Memory Access Through Protection Attributes that are Associated to an Access Control Level on a PCI Adapter that Supports Virtualization"; U.S. patent application Ser. No. 11/066,931 entitled "Association of Host Translations that are Associated to an Access Control 40 Level on a PCI Bridge that Supports Virtualization"; U.S. patent application Ser. No. 11/065,823 entitled "Method, Apparatus, and Computer Program Product for Coordinating Error Reporting and Reset Utilizing an I/O Adapter that Supports Virtualization"; U.S. patent application Ser. No. 11/066, 45 353 entitled "System, Method, and Computer Program Product for a Fully Trusted Adapter Validation of Incoming Memory Mapped I/O Operations on a Physical Adapter that Supports Virtual Adapters or Virtual Resources"; U.S. patent application Ser. No. 11/065,830 entitled "System and Method 50 for Host Initialization for an Adapter that Supports Virtualization"; U.S. patent application Ser. No. 11/065,829 entitled "Data Processing System, Method, and Computer Program Product for Creation and Initialization of a Virtual Adapter on a Physical Adapter that Supports Virtual Adapter Level Vir- 55 tualization"; U.S. patent application Ser. No. 11/066,517 entitled "System and Method for Virtual Resource Initialization on a Physical Adapter that Supports Virtual Resources"; U.S. patent application Ser. No. 11/065,821 entitled "Method and System for Native Virtualization on a Partially Trusted 60 Adapter Using Adapter Bus, Device and Function Number for Identification"; U.S. patent application Ser. No. 11/066, 487 entitled "Native Virtualization on a Partially Trusted Adapter Using PCI Host Memory Mapped Input/Output Memory Address for Identification"; U.S. patent application 65 Ser. No. 11/066,519 entitled "Native Virtualization on a Partially Trusted Adapter Using PCI Host Bus, Device, and

2

Function Number for Identification; U.S. patent application Ser. No. 11/066,521 entitled "System and Method for Virtual Adapter Resource Allocation"; U.S. patent application Ser. No. 11/067,354 entitled "System and Method for Providing Quality of Service in a Virtual Adapter"; and U.S. patent application Ser. No. 11/066,590 entitled "System and Method for Managing Metrics Table Per Virtual Port in a Logically Partitioned Data Processing System" all of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Technical Field

The present invention relates generally to communication protocols between a host computer and an input/output (I/O) adapter. More specifically, the present invention provides an implementation for virtualizing resources on a physical I/O adapter. In particular, the present invention provides a mechanism by which a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, can validate that the set of direct memory access (DMA) addresses referenced by an incoming I/O transaction that was initiated through a memory mapped I/O (MMIO) operation are associated with a virtual adapter or virtual resource that is referenced by the incoming memory mapped I/O operation.

2. Description of Related Art

Virtualization is the creation of substitutes for real resources. The substitutes have the same functions and external interfaces as their real counterparts, but differ in attributes such as size, performance, and cost. These substitutes are virtual resources and their users are usually unaware of the substitute's existence. Servers have used two basic approaches to virtualize system resources: Partitioning and logical partition (LPAR) managers. Partitioning creates virtual servers as fractions of a physical server's resources, typically in coarse (e.g., physical) allocation units (e.g., a whole processor, along with its associated memory and I/O adapters). LPAR managers are software or firmware components that can virtualize all server resources with fine granularity (e.g., in small fractions that of a single physical resource).

In conventional systems, servers that support virtualization had two general options for handling I/O. The first option was to not allow a single physical I/O adapter to be shared between virtual servers. The second option was to add functionality into the LPAR manager, or another suitable intermediary, that provides the isolation necessary to permit multiple operating systems to share a single physical adapter.

The first option has several problems. One significant problem is that expensive adapters cannot be shared between virtual servers. If a virtual server only needs to use a fraction of an expensive adapter, an entire adapter would be dedicated to the server. As the number of virtual servers on the physical server increases, this leads to under-utilization of the adapters and more importantly a more expensive solution, because each virtual server needs a physical adapter dedicated to it. For physical servers that support many virtual servers, another significant problem with this approach is that it requires many adapter slots and the accompanying hardware (e.g., chips, connectors, cables, and the like) required to attach those adapters to the physical server.

Though the second option provides a mechanism for sharing adapters between virtual servers, that mechanism must be invoked and executed on every I/O transaction. The invocation and execution of the sharing mechanism by the LPAR manager or other intermediary on every I/O transaction degrades performance. It also leads to a more expensive solu-

tion, because the customer must purchase more hardware either to make up for the cycles used to perform the sharing mechanism or, if the sharing mechanism is offloaded to an intermediary, for the intermediary hardware.

It would be advantageous to have an improved method, apparatus, and computer instructions that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to validate that the set of DMA addresses referenced by an incoming I/O transaction that was initiated through a memory mapped I/O operation, are associated with the virtual adapter or virtual resource that is referenced by the incoming memory mapped I/O operation. It would also be advantageous to have the mechanism apply for adapters that support a MMIO interface, such as Ethernet NICs (Network Interface Controllers), FC (Fibre Channel) HBAs (Host Bus Adapters), pSCSI (parallel SCSI) HBAs, InfiniBand, TCP/IP Offload Engines, RDMA (Remote Direct Memory Access) enabled NICs (Network Interface Controllers), iSCSI adapters, iSER (iSCSI Extensions for RDMA) adapters, and the like.

SUMMARY OF THE INVENTION

The present invention provides a method, computer program product, and distributed data processing system that allows a single physical I/O adapter, such as a PCI, PCI-X, or 25 PCI-E adapter, to validate that one or more direct memory access addresses referenced by an incoming I/O transaction initiated through a memory mapped I/O operation are associated with a virtual adapter or virtual resource that is referenced by the incoming memory mapped I/O operation. Spe- 30 cifically, the present invention is directed to a mechanism for sharing conventional PCI (Peripheral Component Interconnect) I/O adapters, PCI-X I/O adapters, PCI-Express I/O adapters, and, in general, any I/O adapter that uses a memory mapped I/O interface for communications. A mechanism is 35 provided that allows a single physical I/O adapter, such as a PCI, PCI-X, or PCI-E adapter, to validate that one or more direct memory access addresses referenced by an incoming I/O transaction initiated through a memory mapped I/O operation are associated with a virtual adapter or virtual 40 resource that is referenced by the incoming memory mapped I/O operation.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative 50 embodiment when read in conjunction with the accompanying drawings, wherein:

- FIG. 1 is a diagram of a distributed computer system illustrated in accordance with a preferred embodiment of the present invention;
- FIG. 2 is a functional block diagram of a small host processor node in accordance with a preferred embodiment of the present invention;
- FIG. 3 is a functional block diagram of a small integrated host processor node in accordance with a preferred embodi- 60 ment of the present invention;
- FIG. 4 is a functional block diagram of a large host processor node in accordance with a preferred embodiment of the present invention;
- FIG. **5** is a diagram illustrating the elements of the parallel 65 Peripheral Computer Interface (PCI) bus protocol in accordance with a preferred embodiment of the present invention;

4

- FIG. **6** is a diagram illustrating the elements of the serial PCI bus protocol (PCI-Express or PCI-E) in accordance with a preferred embodiment of the present invention;
- FIG. 7 is a diagram illustrating I/O virtualization functions provided in a host processor node in order to provide virtual host access isolation in accordance with a preferred embodiment of the present invention;
- FIG. 8 is a diagram illustrating the control fields used in a PCI bus transaction to identify a virtual adapter or system image in accordance with a preferred embodiment of the present invention;
- FIG. 9 is a diagram illustrating adapter resources that must be virtualized in order to allow: an adapter to directly access virtual host resources; allow a virtual host to directly access Adapter resources; and allow a non-PCI port on the adapter to access resources on the adapter or host in accordance with a preferred embodiment of the present invention;
- FIG. 10 is a diagram illustrating the creation of three access control levels used to manage a PCI family adapter that supports I/O virtualization in accordance with a preferred embodiment of the present invention;
 - FIG. 11 is a diagram illustrating how host memory that is associated with a system image is made available to a virtual adapter that is associated with that system image through the logical partitioning manager in accordance with a preferred embodiment of the present invention;
 - FIG. 12 is a diagram illustrating how a PCI family adapter allows a logical partitioning manager to associate memory in the PCI adapter to a system image and its associated virtual adapter in accordance with a preferred embodiment of the present invention;
 - FIG. 13 is a diagram illustrating one of the options for determining the virtual adapter that is associated with an incoming memory address in accordance with a preferred embodiment of the present invention;
 - FIG. 14 is a diagram illustrating one of the options for determining a virtual adapter that is associated with a PCI-X or PCI-E bus transaction in accordance with a preferred embodiment of the present invention;
 - FIG. 15 is a flowchart of a DMA address validation routine used when a host supports one host PCI family bus number, device number, and function number per virtual host in accordance with a preferred embodiment of the present invention; and
 - FIG. 16 is a flowchart of a DMA address validation routine used when a host shares one host PCI family bus number, device number, and function number across all virtual hosts in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention applies to any general or special purpose host that uses a PCI family I/O adapter to directly attach a storage device or to attach to a network, where the network consists of endnodes, switches, routers and the links interconnecting these components. The network links can be, for example, Fibre Channel, Ethernet, InfiniBand, Advanced Switching Interconnect, or a proprietary link that uses proprietary or standard protocols. While embodiments of the present invention are shown and described as employing a peripheral component interconnect (PCI) family adapter, implementations of the invention are not limited to such a configuration as will be apparent to those skilled in the art. Teachings of the invention may be implemented on any physical adapter that support a memory mapped input/output

(MMIO) interface, such as, but not limited to, HyperTransport, Rapid I/O, proprietary MMIO interfaces, or other adapters having a MMIO interface now know or later developed. Implementations of the present invention utilizing a PCI family adapter are provided for illustrative purposes to facilitate an understanding of the invention.

With reference now to the figures and in particular with reference to FIG. 1, a diagram of a distributed computer system is illustrated in accordance with a preferred embodiment of the present invention. The distributed computer system represented in FIG. 1 takes the form of a network, such as network 120, and is provided merely for illustrative purposes and the embodiments of the present invention described below can be implemented on computer systems of numerous other types and configurations. Two switches (or routers) are shown inside of network 120—switch 116 and switch 140. Switch 116 connects to small host node 100 through port 112. Small host node 100 also contains a second type of port 104 which connects to a direct attached storage subsystem, such as direct attached storage 108.

Network 120 can also attach large host node 124 through port 136 which attaches to switch 140. Large host node 124 can also contain a second type of port 128, which connects to a direct attached storage subsystem, such as direct attached storage 132.

Network 120 can also attach a small integrated host node which is connected to network 120 through port 148 which attaches to switch 140. Small integrated host node 144 can also contain a second type of port 152 which connects to a direct attached storage subsystem, such as direct attached 30 storage 156.

Turning next to FIG. 2, a functional block diagram of a small host node is depicted in accordance with a preferred embodiment of the present invention. Small host node 202 is an example of a host processor node, such as small host node 35 100 shown in FIG. 1.

In this example, small host node 202, shown in FIG. 2, includes two processor I/O hierarchies, such as processor I/O hierarchy 200 and 203, which are interconnected through link **201**. In the illustrative example of FIG. **2**, processor I/O 40 hierarchy 200 includes processor chip 207 which includes one or more processors and their associated caches. Processor chip 207 is connected to memory 212 through link 208. One of the links on processor chip, such as link 220, connects to PCI family I/O bridge 228. PCI family I/O bridge 228 has one 45 or more PCI family (PCI, PCI-X, PCI-Express, or any future generation of PCI) links that is used to connect other PCI family I/O bridges or a PCI family I/O adapter, such as PCI family adapter **244** and PCI family adapter **245**, through a PCI link, such as link 232, 236, and 240. PCI family adapter 245 50 can also be used to connect a network, such as network 264, through a link via either a switch or router, such as switch or router 260. PCI family adapter 244 can be used to connect direct attached storage, such as direct attached storage 252, through link **248**. Processor I/O hierarchy **203** may be con- 55 figured in a manner similar to that shown and described with reference to processor I/O hierarchy 200.

With reference now to FIG. 3, a functional block diagram of a small integrated host node is depicted in accordance with a preferred embodiment of the present invention. Small integrated host node 302 is an example of a host processor node, such as small integrated host node 144 shown in FIG. 1.

In this example, small integrated host node 302 includes two processor I/O hierarchies 300 and 303, which are interconnected through link 301. In the illustrative example, processor I/O hierarchy 300 includes processor chip 304, which is representative of one or more processors and associated

6

caches. Processor chip 304 is connected to memory 312 through link 308. One of the links on the processor chip, such as link 330, connects to a PCI Family adapter, such as PCI family adapter 345. Processor chip 304 has one or more PCI family (i.e., PCI, PCI-X, PCI-Express, or any future generation of PCI) links that is used to connect either PCI family I/O bridges or a PCI family I/O adapter, such as PCI family adapter 344 and PCI family adapter 345 through a PCI link, such as link 316, 330, and 324. PCI family adapter 345 can also be used to connect with a network, such as network 364, through link 356 via either a switch or router, such as switch or router 360. PCI family adapter 344 can be used to connect with direct attached storage 352 through link 348.

Turning now to FIG. 4, a functional block diagram of a large host node is depicted in accordance with a preferred embodiment of the present invention. Large host node 402 is an example of a host processor node, such as large host node 124 shown in FIG. 1.

In this example, large host node 402 includes two processor 20 I/O hierarchies 400 and 403 interconnected through link 401. In the illustrative example of FIG. 4, processor I/O hierarchy 400 includes processor chip 404, which is representative of one or more processors and associated caches. Processor chip 404 is connected to memory 412 through link 408. One of the 25 links, such as link 440, on the processor chip connects to a PCI family I/O hub, such as PCI family I/O hub 441. The PCI family I/O hub uses a network 442 to attach to a PCI family I/O bridge 448. That is, PCI family I/O bridge 448 is connected to switch or router 436 through link 432 and switch or router **436** also attaches to PCI family I/O hub **441** through link 443. Network 442 allows the PCI family I/O hub and PCI family I/O bridge to be placed in different packages. PCI family I/O bridge 448 has one or more PCI family (i.e., PCI, PCI-X, PCI-Express, or any future generation of PCI) links that is used to connect with other PCI family I/O bridges or a PCI family I/O adapter, such as PCI family adapter 456 and PCI family adapter 457 through a PCI link, such as link 444, 446, and 452. PCI family adapter 456 can be used to connect direct attached storage 476 through link 460. PCI family adapter 457 can also be used to connect with network 464 through link 468 via, for example, either a switch or router **472**.

Turning next to FIG. 5, illustrations of the phases contained in a PCI bus transaction 500 and a PCI-X bus transaction 520 are depicted in accordance with a preferred embodiment of the present invention. PCI bus transaction 500 depicts the conventional PCI bus transaction that forms the unit of information which is transferred through a PCI fabric for conventional PCI. PCI-X bus transaction 520 depicts the PCI-X bus transaction that forms the unit of information which is transferred through a PCI fabric for PCI-X.

PCI bus transaction **500** shows three phases: an address phase **508**; a data phase **512**; and a turnaround cycle **516**. Also depicted is the arbitration for next transfer **504**, which can occur simultaneously with the address, data, and turnaround cycle phases. For PCI, the address contained in the address phase is used to route a bus transaction from the adapter to the host and from the host to the adapter.

PCI-X transaction **520** shows five phases: an address phase **528**; an attribute phase **532**; a response phase **560**; a data phase **564**; and a turnaround cycle **566**. Also depicted is the arbitration for next transfer **524** which can occur simultaneously with the address, attribute, response, data, and turnaround cycle phases. Similar to conventional PCI, PCI-X uses the address contained in the address phase to route a bus transaction from the adapter to the host and from the host to the adapter. However, PCI-X adds the attribute phase **532**

which contains three fields that define the bus transaction requester, namely: requester bus number 544, requester device number 548, and requester function number 552 (collectively referred to herein as a BDF). The bus transaction also contains a tag 540 that uniquely identifies the specific bus transaction in relation to other bus transactions that are outstanding between the requester and a responder. The byte count 556 contains a count of the number of bytes being sent.

Turning now to FIG. **6**, an illustration of the phases contained in a PCI-Express bus transaction is depicted in accordance with a preferred embodiment of the present invention. PCI-E bus transaction **600** forms the unit of information which is transferred through a PCI fabric for PCI-E.

PCI-E bus transaction 600 shows six phases: frame phase 608; sequence number 612; header 664; data phase 668; 15 cyclical redundancy check (CRC) 672; and frame phase 680. PCI-E header 664 contains a set of fields defined in the PCI-Express specification. The requester identifier (ID) field 628 contains three fields that define the bus transaction requester, namely: requester bus number 684, requester device number 20 688, and requester function number 692. The PCI-E header also contains tag 652, which uniquely identifies the specific bus transaction in relation to other bus transactions that are outstanding between the requester and a responder. The length field 644 contains a count of the number of bytes being 25 sent.

With reference now to FIG. 7, a functional block diagram of a PCI adapter, such as PCI family adapter 736, and the firmware and software that run on host hardware (e.g., processor with possibly an I/O hub or I/O bridge), such as host 30 hardware 700, is depicted in accordance with a preferred embodiment of the present invention.

FIG. 7 also shows a logical partitioning (LPAR) manager 708 running on host hardware 700. LPAR manager 708 may be implemented as a Hypervisor manufactured by Interna- 35 tional Business Machines, Inc. of Armonk, N.Y. LPAR manager 708 can run in firmware, software, or a combination of the two. LPAR manager 708 hosts two system image (SI) partitions, such as system image 712 and system image 724 (illustratively designated system image f 1 and system image $\,$ 40 2). The System image partitions may be respective operating systems running in software, a special purpose image running in software, such as a storage block server or storage file server image, or a special purpose image running in firmware. Applications can run on these system images, such as appli- 45 cations 716, 720, 728, and 732 (illustratively designated application 1A, application 2, application 1B and application 3). Applications 716 and 728 are representative of separate instances of a common application program, and are thus illustratively designated with respective references of "1A" 50 and "1B". In the illustrative example, application 716 and 720 run on system image 712 and applications 728 and 732 run on system image 724. As referred to herein, a virtual host comprises a system image, such as system image 712, or the combination of a system image and applications running 55 within the system image. Thus, two virtual hosts are depicted in FIG. **7**.

PCI family adapter 736 contains a set of physical adapter configuration resources 740 and physical adapter memory resources 744. The physical adapter configuration resources 60 740 and physical adapter memory resources 744 contain information describing the number of virtual adapters that PCI family adapter 736 can support and the physical resources allocated to each virtual adapter. As referred to herein, a virtual adapter is an allocation of a subset of physical 65 adapter resources, such as a subset of physical adapter resources and physical adapter memory, that is associated

8

with a logical partition, such as system image 712 and applications 716 and 720 running on system image 712. LPAR manager 708 is provided a physical configuration resource interface 738, and physical memory configuration interface 742 to read and write into the physical adapter configuration resource and memory spaces during the adapter's initial configuration and reconfiguration. Through the physical configuration resource interface 738 and physical configuration memory interface 742, LPAR manager 708 creates virtual adapters and assigns physical resources to each virtual adapter. The LPAR manager 708 may use one of the system images, for example a special software or firmware partition, as a hosting partition that uses physical configuration resource interface 738 and physical configuration memory interface 742 to perform a portion, or even all, of the virtual adapter initial configuration and reconfiguration functions.

FIG. 7 shows a configuration of PCI family adapter 736 configured with two virtual adapters. A first virtual adapter (designated virtual adapter 1) comprises virtual adapter resources 748 and virtual adapter memory 752 that were assigned by LPAR manager 708 that is associated with system image 712 (designated system image 1). Similarly, a second virtual adapter (designated virtual adapter 2) comprises virtual adapter resources 756 and virtual adapter memory 760 that were assigned by LPAR manager 708 to virtual adapter 2 and is associated with another system image 724 (designated system image 2). For an adapter used to connect to a direct attached storage, such as direct attached storage 108, 132, or 156 shown in FIG. 1, examples of virtual adapter resources may include: the list of the associated physical disks, a list of the associated logical unit numbers, and a list of the associated adapter functions (e.g., redundant arrays of inexpensive disks (RAID) level). For an adapter used to connect to a network, such as network 120 of FIG. 1, examples of virtual adapter resources may include: the list of the associated link level identifiers, a list of the associated network level identifiers, a list of the associated virtual fabric identifiers (e.g., Virtual LAN IDs for Ethernet fabrics, N-port IDs for Fibre Channel fabrics, and partition keys for Infini-Band fabrics), and a list of the associated network layers functions (e.g., network offload services).

After LPAR manager 708 configures the PCI family adapter 736, each system image is allowed to only communicate with the virtual adapters that were associated with that system image by LPAR manager 708. As shown in FIG. 7 (by solid lines), system image 712 is allowed to directly communicate with virtual adapter resources 748 and virtual adapter memory 752 of virtual adapter 1. System image 712 is not allowed to directly communicate with virtual adapter resources 756 and virtual adapter memory 760 of virtual adapter 2 as shown in FIG. 7 by dashed lines. Similarly, system image 724 is allowed to directly communicate with virtual adapter resources 756 and virtual adapter memory 760 of virtual adapter 2, and is not allowed to directly communicate with virtual adapter 2, and is not allowed to directly communicate with virtual adapter resources 748 and virtual adapter memory 752 of virtual adapter 1.

With reference now to FIG. **8**, a depiction of a component, such as a processor, I/O hub, or I/O bridge **800**, inside a host node, such as small host node **100**, large host node **124**, or small, integrated host node **144** shown in FIG. **1**, that attaches a PCI family adapter, such as PCI family adapter **804**, through a PCI-X or PCI-E link, such as PCI-X or PCI-E Link **808**, in accordance with a preferred embodiment of the present invention is shown.

FIG. 8 shows that when a system image, such as system image 712 or 724, or LPAR manager 708, performs a PCI-X or PCI-E bus transaction, such as host to adapter PCI-X or

PCI-E bus transaction **812**, the processor, I/O hub, or I/O bridge **800** that connects to the PCI-X or PCI-E link **808** which issues the host to adapter PCI-X or PCI-E bus transaction **812** fills in the bus number, device number, and function number fields in the PCI-X or PCI-E bus transaction. The processor, I/O hub, or I/O bridge **800** has two choices for how to fill in these three fields: it can either use the same bus number, device number, and function number for all software components that use the processor, I/O hub, or I/O bridge **800**; or it can use a different bus number, device number, and function number for each software component that uses the processor, I/O hub, or I/O bridge **800**. The initiator of the transaction may be a software component, such as system image **712** or system image **724** (or an application running on a system image), or LPAR manager **708**.

If the processor, I/O hub, or I/O bridge 800 uses the same bus number, device number, and function number for all transaction initiators, then when a software component initiates a PCI-X or PCI-E bus transaction, such as host to adapter PCI-X or PCI-E bus transaction **812**, the processor, 20 I/O hub, or I/O bridge **800** places the processor, I/O hub, or I/O bridge's bus number in the PCI-X or PCI-E bus transaction's requester bus number field 820, such as requester bus number **544** field of the PCI-X transaction shown in FIG. **5** or requester bus number **684** field of the PCI-E transaction 25 shown in FIG. 6. Similarly, the processor, I/O hub, or I/O bridge 800 places the processor, I/O hub, or I/O bridge's device number in the PCI-X or PCI-E bus transaction's requester device number 824 field, such as requester device number **548** field shown in FIG. **5** or requester device number 30 **688** field shown in FIG. **6**. Finally, the processor, I/O hub, or I/O bridge 800 places the processor, I/O hub, or I/O bridge's function number in the PCI-X or PCI-E bus transaction's requester function number 828 field, such as requester function number **552** field shown in FIG. **5** or requester function 35 number 692 field shown in FIG. 6. The processor, I/O hub, or I/O bridge 800 also places in the PCI-X or PCI-E bus transaction the physical or virtual adapter memory address to which the transaction is targeted as shown by adapter resource or address **816** field in FIG. **8**.

If the processor, I/O hub, or I/O bridge **800** uses a different bus number, device number, and function number for each transaction initiator, then the processor, I/O hub, or I/O bridge **800** assigns a bus number, device number, and function number to the transaction initiator. When a software component 45 initiates a PCI-X or PCI-E bus transaction, such as host to adapter PCI-X or PCI-E bus transaction **812**, the processor, I/O hub, or I/O bridge 800 places the software component's bus number in the PCI-X or PCI-E bus transaction's requester bus number 820 field, such as requester bus number 544 field 50 shown in FIG. 5 or requester bus number 684 field shown in FIG. 6. Similarly, the processor, I/O hub, or I/O bridge 800 places the software component's device number in the PCI-X or PCI-E bus transaction's requester device number 824 field, such as requester device number 548 field shown in FIG. 5 or 55 requester device number 688 field shown in FIG. 6. Finally, the processor, I/O hub, or I/O bridge 800 places the software component's function number in the PCI-X or PCI-E bus transaction's requester function number 828 field, such as requester function number 552 field shown in FIG. 5 or 60 requester function number 692 field shown in FIG. 6. The processor, I/O hub, or I/O bridge 800 also places in the PCI-X or PCI-E bus transaction the physical or virtual adapter memory address to which the transaction is targeted as shown by adapter resource or address field **816** in FIG. **8**.

FIG. 8 also shows that when physical or virtual adapter 806 performs PCI-X or PCI-E bus transactions, such as adapter to

10

host PCI-X or PCI-E bus transaction 832, the PCI family adapter, such as physical family adapter 804, that connects to PCI-X or PCI-E Link **808** which issues the adapter to host PCI-X or PCI-E bus transaction **832** places the bus number, device number, and function number associated with the physical or virtual adapter that initiated the bus transaction in the requester bus number, device number, and function number 836, 840, and 844 fields. Notably, to support more than one bus or device number, PCI family adapter 804 must support one or more internal busses (for a PCI-X adapter, see the PCI-X Addendum to the PCI Local Bus Specification Revision 1.0 or 1.0a; for a PCI-E Adapter see PCI-Express Base Specification Revision 1.0 or 1.0a the details of which are herein incorporated by reference). To perform this func-15 tion, LPAR manager 708 associates each physical or virtual adapter to a software component running by assigning a bus number, device number, and function number to the physical or virtual adapter. When the physical or virtual adapter initiates an adapter to host PCI-X or PCI-E bus transaction, PCI family adapter 804 places the physical or virtual adapter's bus number in the PCI-X or PCI-E bus transaction's requester bus number 836 field, such as requester bus number 544 field shown in FIG. 5 or requester bus number **684** field shown in FIG. 6 (shown in FIG. 8 as adapter bus number 836). Similarly, PCI family adapter 804 places the physical or virtual adapter's device number in the PCI-X or PCI-E bus transaction's requester device number 840 field, such as requester device Number **548** field shown in FIG. **5** or requester device number **688** field shown in FIG. **6** (shown in FIG. **8** as adapter device number 840). PCI family adapter 804 places the physical or virtual adapter's function number in the PCI-X or PCI-E bus transaction's requester function number **844** field, such as requester function number **552** field shown in FIG. **5** or requester function number 692 field shown in FIG. 6 (shown in FIG. 8 as adapter function number 844). Finally, PCI family adapter 804 also places in the PCI-X or PCI-E bus transaction the memory address of the software component that is associated, and targeted by, the physical or virtual adapter in host resource or address **848** field.

With reference now to FIG. 9, a functional block diagram of a PCI adapter with two virtual adapters depicted in accordance with a preferred embodiment of the present invention is shown. Exemplary PCI family adapter 900 is configured with two virtual adapters 916 and 920 (illustratively designated virtual adapter 1 and virtual adapter 2). PCI family adapter 900 may contain one (or more) PCI family adapter ports (also referred to herein as an upstream port), such as PCI-X or PCI-E adapter port 912. PCI family adapter 900 may also contain one (or more) device or network ports (also referred to herein as downstream ports), such as physical port 904 and physical port 908.

FIG. 9 also shows the types of resources that can be virtualized on a PCI adapter. The resources of PCI family adapter 900 that may be virtualized include processing queues, address and configuration memory, PCI ports, host memory management resources and device or network ports. In the illustrative example, virtualized resources of PCI family adapter 900 allocated to virtual adapter 916 include, for example, processing queues 924, address and configuration memory 928, PCI virtual port 936, host memory management resources 984 (such as memory region registration and memory window binding resources on InfiniBand or iWARP), and virtual device or network ports, such as virtual external port 932 and virtual external port 934 (more gener-65 ally referred to as virtual ports). Similarly, virtualized resources of PCI family adapter 900 allocated to virtual adapter 920 include, for example, processing queues 940,

address and configuration memory 944, PCI virtual port 952, host memory management resources 980, and virtual device or network ports, such as virtual external port 948 and virtual external port 950.

Turning next to FIG. 10, a functional block diagram of the access control levels on a PCI family adapter, such as PCI family adapter 900 shown in FIG. 9, is depicted in accordance with a preferred embodiment of the present invention. The three levels of access are a super-privileged physical resource allocation level 1000, a privileged virtual resource allocation level 1008, and a non-privileged level 1016.

The functions performed at the super-privileged physical resource allocation level 1000 include but are not limited to: PCI family adapter queries, creation, modification and deletion of virtual adapters, submission and retrieval of work, 15 reset and recovery of the physical adapter, and allocation of physical resources to a virtual adapter instance. The PCI family adapter queries are used to determine, for example, the physical adapter type (e.g., Fibre Channel, Ethernet, iSCSI, parallel SCSI), the functions supported on the physical 20 adapter, and the number of virtual adapters supported by the PCI family adapter. The LPAR manager, such as LPAR manager 708 shown in FIG. 7, performs the physical adapter resource management 1004 functions associated with superprivileged physical resource allocation level 1000. However, 25 the LPAR manager may use a system image, for example an I/O hosting partition, to perform the physical adapter resource management 1004 functions.

The functions performed at the privileged virtual resource allocation level **1008** include, for example, virtual adapter 30 queries, allocation and initialization of virtual adapter resources, reset and recovery of virtual adapter resources, submission and retrieval of work through virtual adapter resources, and, for virtual adapters that support offload services, allocation and assignment of virtual adapter resources 35 to a middleware process or thread instance. The virtual adapter queries are used to determine: the virtual adapter type (e.g., Fibre Channel, Ethernet, iSCSI, parallel SCSI) and the functions supported on the virtual adapter. A system image, such as system image **712** shown in FIG. **7**, performs the 40 privileged virtual adapter resource management **1012** functions associated with virtual resource allocation level **1008**.

Finally, the functions performed at the non-privileged level 1016 include, for example, query of virtual adapter resources that have been assigned to software running at the non-privileged level 1016 and submission and retrieval of work through virtual adapter resources that have been assigned to software running at the non-privileged level 1016. An application, such as application 716 shown in FIG. 7, performs the virtual adapter access library 1020 functions associated with 50 non-privileged level 1016.

Turning next to FIG. 11, a functional block diagram of host memory addresses that are made accessible to a PCI family adapter is depicted in accordance with a preferred embodiment of the present invention. PCI family adapter 1101 is an 55 example of PCI family adapter 900 that may have virtualized resources as described above in FIG. 9.

FIG. 11 depicts four different mechanisms by which a LPAR manager 708 can associate host memory to a system image and to a virtual adapter. Once host memory has been 60 associated with a system image and a virtual adapter, the virtual adapter can then perform DMA write and read operations directly to the host memory. System images 1108 and 1116 are examples of system images, such as system images 712 and 724 described above with reference to FIG. 7, that are 65 respectively associated with virtual adapters 1104 and 1112. Virtual adapters 1104 and 1112 are examples of virtual adapter

12

ers, such as virtual adapters 916 and 920 described above with reference to FIG. 9, that comprise respective allocations of virtual adapter resources and virtual adapter memory.

The first exemplary mechanism that LPAR manager 708 can use to associate and make available host memory to a system image and to one or more virtual adapters is to write into the virtual adapter's resources a system image association list 1122. Virtual adapter resources 1120 contains a list of PCI bus addresses, where each PCI bus address in the list is associated by the platform hardware to the starting address of a system image (SI) page, such as SI 1 page 1 1128 through SI 1 page N 1136 allocated to system image 1108. Virtual adapter resources 1120 also contain the page size, which is equal for all the pages in the list. At initial configuration, and during reconfigurations, LPAR manager 708 loads system image association list 1122 into virtual adapter resources 1120. The system image association list 1122 defines the set of addresses that virtual adapter 1104 can use in DMA write and read operations. After the system image association list 1122 has been created, virtual adapter 1104 must validate that each DMA write or DMA read requested by system image 1108 is contained within a page in the system image association list 1122. If the DMA write or DMA read requested by system image 1108 is contained within a page in the system image association list 1122, then virtual adapter 1104 may perform the operation. Otherwise virtual adapter 1104 is prohibited from performing the operation. Alternatively, the PCI family adapter 1101 may use a special, LPAR manager-style virtual adapter (rather than virtual adapter 1104) to perform the check that determines if a DMA write or DMA read requested by system image 1108 is contained within a page in the system image association list 1122. In a similar manner, virtual adapter 1112 associated with system image 1116 validates DMA write or read requests submitted by system image 1116. Particularly, virtual adapter 1112 provides validation for DMA read and write requests from system image 1116 by determining whether the DMA write or read request is in a page in system image association list (configured in a manner similarly to system image association list 1122) associated with system image pages of system image 1116.

The second mechanism that LPAR manager 708 can use to associate and make available host memory to a system image and to one or more virtual adapters is to write a starting page address and page size into system image association list 1122 in the virtual adapter's resources. For example, virtual adapter resources 1120 may contain a single PCI bus address that is associated by the platform hardware to the starting address of a system image page, such as SI 1 page 1 1128. System image association list 1122 in virtual adapter resources 1120 also contains the size of the page. At initial configuration, and during reconfigurations, LPAR manager 708 loads the page size and starting page address into system image association list 1122 into the virtual adapter resources 1120. The system image association list 1122 defines the set of addresses that virtual adapter 1104 can use in DMA write and read operations. After the system image association list 1122 has been created, virtual adapter 1104 validates whether each DMA write or DMA read requested by system image 1108 is contained within a page in system image association list 1122. If the DMA write or DMA read requested by system image 1108 is contained within a page in the system image association list 1122, then virtual adapter 1104 may perform the operation. Otherwise, virtual adapter 1104 is prohibited from performing the operation. Alternatively, the PCI family adapter 1101 may use a special, LPAR manager-style virtual adapter (rather than virtual adapter 1104) to perform the check that determines if a DMA write or DMA read requested

by system image 1108 is contained within a page in the system image association list 1122. In a similar manner, virtual adapter 1112 associated with system image 1116 may validate DMA write or read requests submitted by system image 1116. Particularly, a system image association list 5 similar to system image association list 1122 may be associated with virtual adapter 1112. The system image association list associated with virtual adapter 1112 is loaded with a page size and starting page address of a system image page of system image 1116 associated with virtual adapter 1112. The 10 system image association list associated with virtual adapter 1112 thus provides a mechanism for validation of DMA read and write requests from system image 1116 by determining whether the DMA write or read request is in a page in a system image association list associated with system image pages of 15 system image 1116.

The third mechanism that LPAR manager 708 can use to associate and make available host memory to a system image and to one or more virtual adapters is to write into the virtual adapter's resources a system image buffer association list 20 1154. In FIG. 11, virtual adapter resources 1150 contains a list of PCI bus address pairs (starting and ending address), where each pair of PCI bus addresses in the list is associated by the platform hardware to a pair (starting and ending) of addresses of a system image buffer, such as SI 2 buffer 1 1166 25 through SI 1 buffer N 1180 allocated to system image 1116. At initial configuration, and during reconfigurations, LPAR manager 708 loads system image buffer association list 1154 into the virtual adapter resources 1150. The system image buffer association list 1154 defines the set of addresses that 30 virtual adapter 1112 can use in DMA write and read operations. After the system image buffer association list 1154 has been created, virtual adapter 1112 validates whether each DMA write or DMA read requested by system image 1116 is contained within a buffer in system image buffer association 35 list 1154. If the DMA write or DMA read requested by system image 1116 is contained within a buffer in the system image buffer association list 1154, then virtual adapter 1112 may perform the operation. Otherwise, virtual adapter 1112 is prohibited from performing the operation. Alternatively, the 40 PCI family adapter 1101 may use a special, LPAR managerstyle virtual adapter (rather than virtual adapter 1112) to perform the check that determines if DMA write or DMA read operations requested by system image 1116 is contained within a buffer in the system image buffer association list 45 1154. In a similar manner, virtual adapter 1104 associated with system image 1108 may validate DMA write or read requests submitted by system image 1108. Particularly, virtual adapter 1104 provides validation for DMA read and write requests from system image 1108 by determining whether the 50 DMA write or read requested by system image 1108 is contained within a buffer in a buffer association list that contains PCI bus starting and ending address pairs in association with system image buffer starting and ending address pairs of buffers allocated to system image 1108 in a manner similar to 55 that described above for system image 1116 and virtual adapter 1112.

The fourth mechanism that LPAR manager **708** can use to associate and make available host memory to a system image and to one or more virtual adapters is to write into the virtual adapter's resources a single starting and ending address in system image buffer association list **1154**. In FIG. **11**, virtual adapter resources **1150** contains a single pair of PCI bus starting and ending address that is associated by the platform hardware to a pair (starting and ending) of addresses associated with a system image buffer, such as SI **2** buffer **1 1166**. At initial configuration, and during reconfigurations, LPAR

14

manager 708 loads the starting and ending addresses of SI 2 buffer 1166 into the system image buffer association list 1154 in virtual adapter resources 1150. The system image buffer association list 1154 then defines the set of addresses that virtual adapter 1112 can use in DMA write and read operations. After the system image buffer association list 1154 has been created, virtual adapter 1112 validates whether each DMA write or DMA read requested by system image 1116 is contained within the system image buffer association list 1154. If the DMA write or DMA read requested by system image 1116 is contained within system image buffer association list 1154, then virtual adapter 1112 may perform the operation. Otherwise, virtual adapter 1112 is prohibited from performing the operation. Alternatively, the PCI family adapter 1101 may use a special, LPAR manager-style virtual adapter (rather than virtual adapter 1150) to perform the check that determines if DMA write or DMA read requested by system image 1116 is contained within a page system image buffer association list 1154. In a similar manner, virtual adapter 1104 associated with system image 1108 may validate DMA write or read requests submitted by system image 1108. Particularly, virtual adapter 1104 provides validation for DMA read and write requests from system image 1108 by determining whether the DMA write or read requested by system image 1108 is contained within a buffer in a buffer association list that contains a single PCI bus starting and ending address in association with a system image buffer starting and ending address allocated to system image 1108 in a manner similar to that described above for system image 1116 and virtual adapter 1112.

Turning next to FIG. 12, a functional block diagram of a PCI family adapter configured with memory addresses that are made accessible to a system image is depicted in accordance with a preferred embodiment of the present invention.

FIG. 12 depicts four different mechanisms by which a LPAR manager can associate PCI family adapter memory to a virtual adapter, such as virtual adapter 1204, and to a system image, such as system image 1208. Once PCI family adapter memory has been associated to a system image and a virtual adapter, the system image can then perform Memory Mapped I/O write and read (i.e., store and load) operations directly to the PCI family adapter memory.

A notable difference between the system image and virtual adapter configuration shown in FIG. 11 and FIG. 12 exists. In the configuration shown in FIG. 11, PCI family adapter 1101 only holds a list of host addresses that do not have any local memory associated with them. If the PCI family adapter supports flow-through traffic, then data arriving on an external port can directly flow through the PCI family adapter and be transferred, through DMA writes, directly into these host addresses. Similarly, if the PCI family adapter supports flowthrough traffic, then data from these host addresses can directly flow through the PCI family adapter and be transferred out of an external port. Accordingly, PCI family adapter 1101 shown in FIG. 11 does not include local adapter memory and thus is unable to initiate a DMA operation. On the other hand, PCI family adapter 1201 shown in FIG. 12 has local adapter memory that is associated with the list of host memory addresses. PCI family adapter 1201 can initiate, for example, DMA writes from its local memory to the host memory or DMA reads from the host memory to its local memory. Similarly, the host can initiate, for example, Memory Mapped I/O writes from its local memory to the PCI family adapter memory or Memory Mapped I/O reads from the PCI family adapter memory to the host's local memory.

The first and second mechanisms that LPAR manager 708 can use to associate and make available PCI family adapter

memory to a system image and to a virtual adapter is to write into the PCI family adapter's physical adapter memory translation table 1290 a page size and the starting address of one (first mechanism) or more (second mechanism) pages. In this case all pages have the same size. For example, FIG. 12 5 depicts a set of pages that have been mapped between the system image 1208 and virtual adapter 1204. Particularly, SI 1 page 1 1224 through SI 1 page N 1242 of system image 1208 are mapped (illustratively shown by interconnected arrows) to virtual adapter memory pages 1224-1232 of physical 10 adapter 1201 local memory. For system image 1208, all pages 1224-1242 in the list have the same size. At initial configuration, and during reconfigurations, LPAR manager 708 loads the PCI family adapter's physical adapter memory translation table 1290 with the page size and the starting address of one 15 or more pages. The physical adapter memory translation table **1290** then defines the set of addresses that virtual adapter **1204** can use in DMA write and read operations. After physical adapter memory translation table 1290 has been created, PCI family adapter **1201** (or virtual adapter **1204**) validates 20 that each DMA write or DMA read requested by system image 1208 is contained in the physical adapter memory translation table 1290 and is associated with virtual adapter **1204**. If the DMA write or DMA read requested by system image 1208 is contained in the physical adapter memory 25 translation table 1290 and is associated with virtual adapter **1204**, then virtual adapter **1204** may perform the operation. Otherwise, virtual adapter **1204** is prohibited from performing the operation. The physical adapter memory translation table 1290 also defines the set of addresses that system image 30 1208 can use in Memory Mapped I/O (MMIO) write and read operations. After physical adapter memory translation table **1290** has been created, PCI family adapter **1201** (or virtual adapter 1204) validates whether the Memory Mapped I/O write or read requested by system image 1208 is contained in 35 the physical adapter memory translation table 1290 and is associated with virtual adapter 1204. If the MMIO write or MMIO read requested by system image 1208 is contained in the physical adapter memory translation table 1290 associated with virtual adapter 1204, then virtual adapter 1204 may 40 perform the operation. Otherwise virtual adapter 1204 is prohibited from performing the operation. It should be understood that other system images and associated virtual adapters, e.g., system image 1216 and virtual adapter 1212, are configured in a similar manner for PCI family adapter **1201** 45 (or virtual adapter 1212) validation of DMA operations and MMIO operations requested by system image 1216.

The third and fourth mechanisms that LPAR manager 708 can use to associate and make available PCI family adapter memory to a system image and to a virtual adapter is to write 50 into the PCI family adapter's physical adapter memory translation table 1290 one (third mechanism) or more (fourth mechanism) buffer starting and ending addresses (or starting address and length). In this case, the buffers may have different sizes. For example, FIG. 12 depicts a set of varying sized 55 buffers that have been mapped between system image 1216 and virtual adapter 1212. Particularly, SI 2 buffer 1 1244 through SI 2 buffer N 1248 of system image 1216 are mapped to virtual adapter buffers 1258-1274 of virtual adapter 1212. For system image **1216**, the buffers in the list have different 60 sizes. At initial configuration, and during reconfigurations, LPAR manager 708 loads the PCI family adapter's physical adapter memory translation table 1290 with the starting and ending address (or starting address and length) of one or more pages. The physical adapter memory translation table 1290 65 then defines the set of addresses that virtual adapter 1212 can use in DMA write and read operations. After physical adapter

16

memory translation table 1290 has been created, PCI family adapter 1201 (or virtual adapter 1212) validates that each DMA write or DMA read requested by system image 1216 is contained in the physical adapter memory translation table 1290 and is associated with virtual adapter 1212. If the DMA write or DMA read requested by system image 1216 is contained in the physical adapter memory translation table 1290 and is associated with virtual adapter 1212, then virtual adapter 1212 may perform the operation. Otherwise, virtual adapter 1212 is prohibited from performing the operation. The physical adapter memory translation table 1290 also defines the set of addresses that system image 1216 can use in Memory Mapped I/O (MMIO) write and read operations. After physical adapter memory translation table 1290 has been created, PCI family adapter 1201 (or virtual adapter **1212**) validates whether a MMIO write or read requested by system image 1216 is contained in the physical adapter memory translation table 1290 and is associated with virtual adapter 1212. If the MMIO write or MMIO read requested by system image 1216 is contained in the physical adapter memory translation table 1290 and is associated with virtual adapter 1212, then virtual adapter 1212 may perform the operation. Otherwise virtual adapter **1212** is prohibited from performing the operation. It should be understood that other system images and associated virtual adapters, e.g., system image 1208 and associated virtual adapter 1204, are configured in a similar manner for PCI family adapter 1201 (or virtual adapter 1204) validation of DMA operations and MMIO operations requested by system image 1216.

With reference next to FIG. 13, a functional block diagram of a PCI family adapter and a physical address memory translation table, such as a buffer table or a page table, is depicted in accordance with a preferred embodiment of the present invention.

FIG. 13 also depicts four mechanisms for how an address referenced in an incoming PCI bus transaction 1304 can be used to look up the virtual adapter resources (including the local PCI family adapter memory address that has been mapped to the host address), such as virtual adapter resources 1398 or virtual adapter 1394 resources, associated with the memory address.

The first mechanism is to compare the memory address of incoming PCI bus transaction 1304 with each row of high address 1316 and low address 1320 in buffer table 1390. If incoming PCI bus transaction 1304 has an address that is lower than the contents of high address 1316 cell and that is higher than the contents of low address 1320 cell, then incoming PCI bus transaction 1304 is within the high address and low address cells that are associated with the corresponding virtual adapter. In such a scenario, the incoming PCI bus transaction 1304 is allowed to be performed on the matching virtual adapter. Alternatively, if incoming PCI bus transaction 1304 has an address that is not between the contents of high address 1316 cell and the contents of low address 1320 cell, then completion or processing of incoming PCI bus transaction **1304** is prohibited. The second mechanism is to simply allow a single entry in buffer table 1390 per virtual adapter.

The third mechanism is to compare the memory address of incoming PCI bus transaction 1304 with each row of page starting address 1322 and with each row of page starting Address 1322 plus the page size in the page table 1392. If incoming PCI bus transaction 1304 has an address that is higher than or equal to the contents of page starting address 1322 cell and lower than page starting address 1322 cell plus the page size, then incoming PCI bus transaction 1304 is within a page that is associated with a virtual adapter. Accordingly, incoming PCI bus transaction 1304 is allowed to be

performed on the matching virtual adapter. Alternatively, if incoming PCI bus transaction 1304 has an address that is not within the contents of page starting address 1322 cell and page starting address 1322 cell plus the page size, then completion of incoming PCI bus transaction 1304 is prohib- 5 ited. The fourth mechanism is to simply allow a single entry in page table 1392 per virtual adapter.

With reference next to FIG. 14, a functional block diagram of a PCI family adapter and a physical address memory translation table, such as a buffer table, a page table, or an indirect local address table, is depicted in accordance with a preferred embodiment of the present invention.

FIG. 14 also depicts several mechanisms for how a requester bus number, such as host bus number 1408, a requester device number, such as host device number 1412, 15 and a requester function number, such as host function number 1416, referenced in incoming PCI bus transaction 1404 can be used to index into either buffer table 1498, page table 1494, or indirect local address table 1464. Buffer table 1498 is representative of buffer table 1390 shown in FIG. 13. Page 20 table 1490 is representative of page table 1392 shown in FIG. 13. Local address table 1464 contains a local PCI family adapter memory address that references either a buffer table, such as buffer table 1438, or a page table, such as page table 1434, that only contains host memory addresses that are 25 mapped to the same virtual adapter.

The requester bus number, such as host bus number 1408, requester device number, such as host device number 1412, and requester function number, such as host function number 1416, referenced in incoming PCI bus transaction 1404 provides an additional check beyond the memory address mappings that were set up by a host LPAR manager.

With reference next to FIG. 15, a flowchart of a direct memory access (DMA) address validation routine is depicted in accordance with a preferred embodiment of the present ³⁵ invention.

The DMA address validation routine depicted in FIG. 15 is used when the host supports one host PCI family bus number, device number, and function number (BDF) per virtual host.

At initialization, or through dynamic modification during run-time, the virtual host bus, device, and function numbers (collectively referred to herein as the host BDF number) and a page or buffer address list are associated with a virtual adapter or virtual resource (step 1500). The virtual host BDF number of a received incoming memory mapped I/O (MMIO) operation is used to lookup the address table associated with the virtual host (step 1502). This look-up is performed by using the MMIO's host BDF number to index into a host BDF table containing pointers to the page or buffer table that is associated with the host BDF number of the virtual host that performed the MMIO. Table A shows exemplary information that may be included in the host BDF table.

TABLE A

Pointer to Page or Buffer Table

Each entry in the table contains a pointer to the page or buffer table that is associated with the virtual host, through one of the virtual adapter or virtual resource association mechanisms described in the page and buffer tables depicted above in FIGS. 11-14.

Table B describes exemplary information that may be 65 included in a page table referenced by a pointer in the BDF table as described above.

18

TABLE B

	Page Starting Address	Page Size	Virtual Adapter or Virtual Resource Association
)	Each entry in the table contains the starting address of	Either: a) Each entry in the table contains the page size of the	Each entry in the table contains an association to a Virtual Adapter or Virtual Resources. The association can be one or more of the following: Downstream network ID: For Fibre Channel, N-port ID
5	the page associated with that entry.	page associated with that entry; or b) a single page size is used for	For Ethernet, MAC Address or VLAN ID; For IP, IP Address; For SCSI host; Initiator ID; For SCSI target; Target ID. Upstream PCI ID:
)		all entries in the table.	Adapter Bus/Dev/Func Number Host Bus/Dev/Func Number Virtual Adapter ID

Table C describes exemplary information that may be included in a buffer table referenced by a pointer in the BDF table as described above.

TABLE C

) _	Buffer Starting Address	Buffer Ending Address	Virtual Adapter or Virtual Resource Association		
5	Each entry in the table contains the starting	Each entry in the table contains the ending address of	Each entry in the table contains an association to a Virtual Adapter or Virtual Resources. The association can be one or more of the following: Downstream network ID:		
)	address of the buffer associated with that entry.	the buffer associated with that entry.	For Fibre Channel, N-port ID For Ethernet, MAC Address or VLAN ID; For IP, IP Address; For SCSI host; Initiator ID; For SCSI target; Target ID. Upstream PCI ID:		
5			Adapter Bus/Dev/Func Number Host Bus/Dev/Func Number Virtual Adapter ID		

An evaluation is then made to determine if the host BDF table entry looked up with the BDF of the incoming MMIO is empty or doesn't exist (step 1504). If the host BDF table entry looked up with the BDF of the incoming MMIO is empty, then the routine completes in error (step 1532). Otherwise, a work queue element (WQE) list pointer is created that indexes into a list of work queue elements (WQEs) associated with the incoming MMIO operation and sets the WQE list pointer to the first WQE in the list (step 1506).

A WQE is then obtained from the WQE list associated with the incoming MMIO operation using the WQE list pointer (step 1508).

An evaluation is then made to determine if a DMA address is referenced in the WQE (step 1510). If it is determined that there is a DMA address referenced in the WQE, then the routine proceeds to create a DMA address list pointer that indexes into the list of DMA addresses associated with the current WQE and set the DMA address list pointer to the first DMA address in the list (step 1512). Alternatively, if it is

determined that a DMA address is not referenced in the WQE at step 1510, the routine proceeds to increment the WQE pointer by one (step 1526).

After the DMA address pointer is set to the start of the DMA address in step 1512, the DMA address list pointer is used to obtain a DMA address from the DMA address list that is associated with the current WQE (step 1514).

The DMA address referenced by the current DMA address list pointer is then compared with the entries in the physical adapter's page and/or buffer table that is associated with the incoming MMIO's host BDF number (step 1516). If the DMA address referenced by the DMA address list pointer is not in the page and/or buffer table, the DMA address validation operation completes in error according to step 1532.

If the DMA address referenced by the DMA address list pointer is in the page and/or buffer table, the DMA address list pointer is incremented by 1 (step 1522). An evaluation is then made to determine if there is another DMA address referenced in the WQE's DMA address list (step 1524). If another DMA address is referenced in the WQEs' DMA address list, 20 the routine returns to obtain the DMA address from the DMA address list according to step 1514.

If there is not another DMA address referenced in the WQE's address list, the routine proceeds to increment the WQE list pointer by 1 according to step **1526**. An evaluation 25 is then made to determine if there is another WQE in the list of WQEs associated with the incoming MMIO operation (step **1528**). If an additional WQE remains in the list, the routine returns to step **1508** to obtain the WQE from the WQE list. If it is determined that no additional WQEs remain in the 30 WQE list, the DMA address validation routine ends successfully (step **1530**).

With reference now to FIG. **16**, a flowchart of a DMA address validation routine used when a host shares one host PCI family bus number, device number, and function number 35 across all virtual hosts is shown in accordance with a preferred embodiment of the present invention.

At initialization, or through dynamic modification during run-time, a page or buffer address list is associated with a virtual adapter or virtual resource (step 1650). Upon receipt 40 of an incoming MMIO, the address referenced by the incoming MMIO operation is compared with the entries in the physical adapter's page and/or buffer table (step 1652).

An evaluation is then made to determine if the address referenced by the incoming MMIO operation is in the physi-45 cal adapter's page and/or buffer table (step **1654**). If the address is not in the page and/or buffer table, the routine completes in error (step **1682**). Otherwise, a WQE list pointer that indexes into the list of work queue elements (WQEs) associated with the incoming MMIO operation is created and 50 set to the first WQE in the list (step **1656**).

The WQE list pointer is then used to obtain a work queue element from the WQE list that is associated with the incoming MMIO operation (step 1658).

An evaluation is then made to determine if there is a DMA 55 address referenced in the WQE (step 1660). If no DMA address is referenced in the WQE, the routine proceeds to determine if there is another DMA address referenced in the WQE (step 1674).

Returning again to step **1660**, if there is a DMA address for referenced in the WQE, then a DMA address list pointer that indexes into the list of DMA addresses associated with the current WQE is created and set to the first DMA address in the list (step **1662**).

The DMA address list pointer is then used to obtain a DMA 65 address from the DMA address list that is associated with the current WQE (step **1664**).

20

The DMA address referenced by the current DMA address list pointer is then compared with the entries in the physical adapter's page and/or buffer table (step 1666). If the DMA address referenced by the DMA address list pointer is not in the page and/or buffer table, the operation completes in error according to step 1682.

If the DMA address referenced by the DMA address list pointer is in the page and/or buffer table, the virtual adapter or virtual resource association for the DMA address referenced by the current DMA address list pointer is looked up as well as the virtual adapter or virtual resource associated with the address of the incoming MMIO operation (step 1668).

An evaluation is then made to determine if the virtual adapter or virtual resource associated with the DMA address referenced by the current DMA address list pointer matches the virtual adapter or virtual resource associated with the address of the incoming MMIO operation (step 1670). If the virtual adapter or virtual resource associated with the DMA address referenced by the current DMA address list pointer does not match the virtual adapter or virtual resource associated with the incoming MMIO, then the routine completes in error according to step 1682. Otherwise, the DMA address list pointer is incremented by 1 (step 1672). An evaluation is then made to determine if there is another DMA address referenced in the WQE's DMA address list (step 1674). If another DMA address is referenced in the WQE's DMA address list, the routine returns to step **1664** to obtain the DMA address from the DMA address list. Otherwise, if no additional DMA addresses are referenced by the WQE's DMA address list, the routine proceeds to increment the WQE list pointer by 1 (step 1676). An evaluation is then made to determine if there is another WQE in the list of WQEs associated with the incoming MMIO operation (step 1678). If another WQE exists in the list of WQEs associated with the incoming MMIO operation, then the routine returns to step **1658** to obtain the WQE from the WQE list. Otherwise, the validation routine ends successfully (step 1680).

The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

What is claimed is:

1. A computer program product, which is stored in a computer recordable medium, for validating operations in a logically partitioned data processing system that includes a computer system that includes a physical input/output (I/O) adapter; the computer program product comprising:

first instructions for running, by the computer system, a plurality of virtual hosts within the computer system; each one of the plurality of virtual hosts executing an operating system independently from operating systems being executed by other ones of the virtual hosts;

for each one of the plurality of virtual hosts, second instructions for allocating a subset of the physical I/O adapter's resources for the one of the plurality of virtual hosts to use as an associated virtual I/O adapter;

third instructions for receiving, by the physical I/O adapter from one of the plurality of virtual hosts, an input/output operation that includes a virtual host identifier; and

fourth instruction for determining, by the physical I/O adapter, whether the one of the plurality of virtual hosts

is attempting to access the virtual I/O adapter that is associated with the one of the plurality of virtual hosts by;

- fifth instructions, in the physical I/O adapter, that use the virtual host identifier to look up a data structure, wherein the data structure is associated with only the one of the plurality of virtual hosts and points to an address space associated with the one of the plurality of virtual hosts, wherein the address space is stored only within the physical I/O adapter;
- sixth instructions, in the physical I/O adapter, that, responsive to looking up the data structure, identify a direct memory access address in a work queue data structure associated with the input/output operation;
- seventh instructions, in the physical I/O adapter, that compare the direct memory access address with the address space; and
- eighth instructions, in the physical I/O adapter, that, responsive to the seventh instructions comparing the 20 direct memory access address, determine if the input/output operation is valid.
- 2. The computer program product of claim 1, wherein the input/output operation comprises a memory mapped input/output operation.
- 3. The computer program product of claim 1, wherein the virtual host identifier comprises a bus number, a device number, and a function number.
- 4. The computer program product of claim 1, wherein the address space comprises one of a page table and a buffer table.
- 5. The computer program product of claim 1, wherein the physical input/output (I/O) adapter being a peripheral component interconnect (PCI) physical adapter that is coupled to a processor in the computer system using a PCI bus.
- 6. The computer program product of claim 1, wherein the identifier is associated with the one of the plurality of virtual hosts.
- 7. The computer program product of claim 1, wherein the eighth instructions determine the input/output operation is 40 valid responsive to determining the direct memory access address is within the address space.
- 8. The computer program product of claim 1, wherein the eighth instructions determine the input/output operation is invalid responsive to determining the direct memory access 45 address is not within the address space.
- 9. A logically partitioned data processing system that validates operations, comprising:

22

- a computer system running a plurality of virtual hosts within the computer system, wherein the computer system includes a physical input/output (I/O) adapter;
- each one of the plurality of virtual hosts executing an operating system independently from operating systems being executed by other ones of the virtual hosts;
- for each one of the plurality of virtual hosts, a subset of the physical I/O adapter's resources allocated for the one of the plurality of virtual hosts to use as an associated virtual I/O adapter;
- the physical I/O adapter receiving, from one of the plurality of virtual hosts, an input/output operation that includes a virtual host identifier; and
- the physical I/O adapter determining whether the one of the plurality of virtual hosts is attempting to access the virtual I/O adapter that is associated with the one of the plurality of virtual hosts by:
- the physical I/O adapter using the virtual host identifier to look up a data structure with the virtual host identifier that is stored only within the physical I/O adapter, wherein the data structure is associated with the one of the plurality of virtual hosts and points to an address space associated with the one of the plurality of virtual hosts, wherein the address space is stored only within the physical I/O adapter;
- responsive to looking up the data structure, the physical I/O adapter identifying a direct memory access address in a work queue data structure associated with the input/output operation;
- the physical I/O adapter comparing the direct memory access address with address space; and
- responsive to comparing the direct memory access address, the physical I/O adapter determining if the input/output operation is valid.
- 10. The data processing system of claim 9, wherein the identifier is a bus number, device number, and a function number.
- 11. The data processing system of claim 9, wherein the identifier is uniquely associated with the one of the plurality of virtual hosts.
- 12. The data processing system of claim 9, wherein the physical input/output (I/O) adapter is peripheral component interconnect (PCI) physical adapter that is coupled to a processor in the computer system using a PCI bus.
- 13. The data processing system of claim 9, wherein the physical I/O adapter comprises a peripheral component interconnect physical adapter.

* * * * *