

#### US007549208B2

# (12) United States Patent

# Okamoto et al.

# (10) Patent No.: US 7,549,208 B2 (45) Date of Patent: Jun. 23, 2009

# (54) METHOD OF MOUNTING ELECTRONIC CIRCUIT CHIP

(75) Inventors: Chikashi Okamoto, Kawasaki (JP);

Kazuo Takaragi, Kawasaki (JP); Kazutaka Tsuji, Kokubunji (JP); Mitsuo Usami, Kokubunji (JP); Chizuko Yasunobu, Tokyo (JP); Asahiko Sobe, Tokyo (JP); Yasuhiro Tsunemi, Tokyo (JP); Hiroyuki Yagi,

Tokyo (JP)

(73) Assignee: Hitachi, Ltd., Tokyo (JP)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 853 days.

(21) Appl. No.: 10/687,753

(22) Filed: Oct. 20, 2003

### (65) Prior Publication Data

US 2004/0156176 A1 Aug. 12, 2004

### Related U.S. Application Data

(63) Continuation of application No. 09/856,758, filed on Sep. 14, 2001, now Pat. No. 6,731,509.

(51)	Int. Cl.	
	H01Q 17/00	(2006.01)

## (56) References Cited

## U.S. PATENT DOCUMENTS

2,911,605 A	* 11/1959	Wales, Jr 336/200
4,849,617 A	* 7/1989	Ueda 235/492
5,313,416 A	* 5/1994	Kimura 365/52
5,528,222 A	6/1996	Moskowitz et al.
5,689,136 A	11/1997	Usami et al.

5,776,797	A	7/1998	Nicewarner, Jr. et al.
5,779,839	A	7/1998	Tuttle et al.
5,789,815	A	8/1998	Tessier et al.
5,818,692	A	10/1998	Denney et al.
6,050,622	A	4/2000	Gustafson
6,061,245	A	5/2000	Ingraham et al.
6,118,072	A	9/2000	Scott
6,147,876	A	11/2000	Yamaguchi et al.
6,154,137	A	11/2000	Goff et al.
6.437.985	B1*	8/2002	Blanc et al 361/749

#### FOREIGN PATENT DOCUMENTS

EP	0595549	5/1994
EP	0615285	9/1994


### (Continued)

Primary Examiner—Randy W. Gibson
Assistant Examiner—Abiy Getachew
(74) Attorney, Agent, or Firm—Brundidge & Stanger, P.C.

## (57) ABSTRACT

In a method of mounting a planar electronic circuit chip onto a flexible sheet together with another planar electronic element, the electronic circuit part and the another electric element are selected so that the planar surface of the another electric element is greater than the planar surface of the electronic circuit chip, and the another electric element and the electronic circuit chip are mounted on the sheet so that the planar surface of the another electric element and the planar surface of the electronic circuit chip are in parallel with the sheet surface, and the planer surface of the electronic circuit chip is accommodated within the planar surface of the another electric element as viewed in a direction perpendicular to the sheet surface.

## 6 Claims, 6 Drawing Sheets



# US 7,549,208 B2 Page 2

	FOREIGN PATENT DOCUMENTS		JP	4-354722	12/1992	
			JP	7-51391	6/1995	
JP	61-297191	12/1986	JP	8-216571	8/1996	
JP	62-25096	2/1987	JP	9-104189	4/1997	
JP	1-122982	8/1989	JP	10-315668	12/1998	
JP	2-125797	5/1990	JP	11-301148	11/1999	
JP	3-38396	2/1991	* cited by	* cited by examiner		

F1G. 1




FIG. 2a

201 202

210a 1 2 210b

3 1 2 400 401 500

210d

204

210d

210d

210d

210d

210d

210d





FIG. 3a



Jun. 23, 2009

FIG. 4a




FIG. 4b




FIG. 4c




FIG. 4d




FIG. 5





FIG. 6



1

# METHOD OF MOUNTING ELECTRONIC CIRCUIT CHIP

This is a continuation application of U.S. Ser. No. 09/856, 758, filed Sep. 14, 2001, now U.S. Pat. No. 6,731,509.

### TECHNICAL FIELD

The present invention relates to a technology of mounting an electronic circuit chip such as an integrated circuit chip onto a soft material such as paper.

### TECHNICAL BACKGROUND

These years, electronic circuit chips such as integrated circuit chips have become thinner and thinner, and accordingly, the electronic circuit chips have been used in various configurations.

In a use condition of such an electronic circuit chip, for example, as disclosed in Japanese Laid-Open Patent No. H3-38396, a small-sized electronic circuit chip for storing data is embedded in a portable plastic card together with an element for reading data in a noncontact manner. For example, such a plastic card that personal identification data has been previously stored in the electronic circuit chip, can be used as an electronic ID card which can confirm personal identification data in a noncontact manner.

### DISCLOSURE OF INVENTION

The use configuration of the above-mentioned electronic circuit chip have become prosperous. However, conventionally, materials to which electronic circuit chips are mounted have been limited to materials such as plastic cards which are 35 hard so that it cannot be largely bent and folded. It is because if a force which can largely bend or fold the materials is exerted to the materials, the electronic circuit chips are possibly damaged due to the reason of strength thereof.

However, if an electronic circuit chip can be mounted to a material such as paper which can be largely bent or folded, the use configuration of the electronic circuit chip can be broadened, and higher convenience becomes available for people.

Accordingly, an object of the present invention is to provide a mounting method with which an electronic circuit chip is prevented from being damaged even though a soft material on which the electronic circuit chip is mounted is bent or folded.

Further, another object of the present invention is to provide an electronic circuit chip which cannot be damaged even through a soft material such as paper on which the electronic circuit chip is mounted is bent or folded.

To the end, according to the present invention, there is provided a method of mounting an electronic circuit chip onto a foldable sheet, wherein during mounting, the electronic circuit chip is prevented from being located at a position where the sheet creates a crease when it is folded in a predetermined folding manner. With this mounting method, the electronic circuit chip is located while it is avoided from being mounted at a position of a crease to which a high moment force is exerted upon folding of the sheet, thereby it is possible to prevent the electronic circuit chip from being damaged by folding the sheet.

Further, with the use of parameters required for an elec- 65 tronic circuit chip to be mounted on the above-mentioned sheet, a specification for the electronic circuit chip, which can

2

prevent occurrence of damage to the electronic chip even though the sheet is folded, is provided.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram illustrating a circuit using an electronic circuit chip which is mounted on paper in an embodiment of the present invention;

FIGS. 2a and 2b are views illustrating such a condition that a circuit using an electronic circuit chip in a first embodiment of the present invention is mounted on paper;

FIGS. 3a and 3b are views illustrating a such condition that a circuit using an electronic circuit chip is mounted on paper in a second embodiment of the present invention;

FIGS. 4a to 4d are sectional views illustrating such conditions that an electronic circuit chip are mounted on paper in a third embodiment of the present invention;

FIG. 5 is a view which approximately exhibits a force and a moment exerted so as to curve the electronic circuit chip in the third embodiment of the present invention, and

FIG. 6 is a view illustrating a tape on which electronic circuit chips are mounted.

# BEST MODE FOR CARRYING OUT THE INVENTION

Explanation will be made hereinbelow of embodiments of the present invention.

In the following explanation of the embodiments according to the present invention, there is exemplified in such a configuration that an electronic circuit chip for storing data is mounted on a paper together with an element for reading the data from the electronic circuit chip in a noncontact manner. However, it is noted that an electronic circuit chip to be mounted may be any of those other than that mentioned above, and further, any of soft materials other paper on which the electronic circuit chip is mounted may be used if it may be largely bent or it may be folded.

Further, a thin and laterally very long sheet such a tape may be used other than a planer material. That is, it may be the one which can be rolled up.

Explanation will be made of a first embodiment of the present invention.

Referring to FIG. 1 which shows a circuit composed of an electronic circuit chip adapted to be mounted on a paper in this embodiment, and an element for reading data from the electronic circuit chip in a noncontact manner, there is shown an electronic circuit chip 1 in which electronic circuits are integrated on a silicon chip. Further, elements, that is, a capacitor 2 and an antenna 3 are elements for reading data from the electronic circuit chip 1 in a noncontact manner.

When an electromagnetic wave is applied to the abovementioned circuit from the outside, the electromagnetic wave induces a current running through the capacitor through the antenna 3, and a power is charged in the capacitor 2. Further, the power charged in the capacitor causes the electronic circuit 1 to be energized so that data previously stored is transmitted in the form of an electromagnetic wave from the antenna 3. Accordingly, through the application of an electromagnetic wave, the data stored in the electronic circuit chip can be read on the outside thereof in a noncontact manner.

FIG. 2a shows a condition in which the circuit is mounted on paper, reference numeral 200 denotes the outer surface of a sheet on which the circuit is mounted. In the figure, reference numerals 210a to 210d denote configuration examples of the circuits which are mounted on a paper sheet.

3

It is noted here that the circuit 210d is bonded so as to be held between two sheets 400, 401 (201, 203) or a circuit 210d is bonded to a rear surface of a paper sheet 500.

Further, the circuit is mounted on the paper sheet in such a configuration that the electronic circuit chip is prevented from 5 being mounted at a position on a crease which is created in the paper sheet, as indicated by a one-dot chain line, and a two-dot chain line in the top view **200**, when the paper sheet is folded. This figure shows such an example that the paper sheet is possibly folded into ½, ⅓ or ¼ in the lateral direction 10 thereof, and is possibly folded into ½ or ¼ in the longitudinal direction. The one-dot chain lines and the two-dot chain lines in the figure exhibit creases when the paper sheet is folded as mentioned above.

A position where a crease is possibly created so that the 15 electronic circuit chip 1 is not located, is a position in accordance with a configuration of folding if the configuration of folding has been previously known. Further, if no configuration with which the paper is folded are previously known, a position which is one or a plurality of configurations which 20 are usually used in various paper folding methods in accordance with kinds or uses of the paper sheet. That is, in general, the position may be on a crease which is created at any of positions obtained by 1/n of the length of the paper sheet, where n is an integer, that is, in general 2, 3, 4, 5, 6, 8, 16 in 25 both vertical and horizontal directions, that is, positions which are  $\frac{1}{2}$ ,  $\frac{1}{3}$ ,  $\frac{1}{4}$ ,  $\frac{1}{6}$ ,  $\frac{1}{8}$ ,  $\frac{1}{16}$  of the length of the paper sheet in each of the longitudinal and lateral directions, where a crease is possibly created, except a special kind or use of the paper sheet.

By locating the electronic circuit chip on the paper sheet, other than a position where a crease is created and where a large moment force is exerted when the paper sheet is folded, it is possible to prevent the electronic circuit chip 1 from being damaged when the paper sheet is folded.

It is noted that the circuit **210***a* is arranged so that the electronic circuit chip **1** is located at a position in the vicinity of an edge of the paper sheet. Usually, since no large force is exerted to a position in the vicinity of an edge of the paper sheet, a degree of the force exerted to the electronic circuit 40 chip **1** and the frequency of the exertion of the force to the electronic circuit chip **1** can be expected to be less. Alternatively, in such a case that concavities and convexities are impressed to the paper sheet for blind persons so that hard parts are formed, the electronic circuit chip **1** may be located 45 in any of these parts since it may be expected to decrease the force exerted to the electronic circuit chip **1** located in this part.

Further, in such a case that an antenna 3 which has a strait-line like shape as a whole, as in this embodiment, the 50 circuit is arranged so that the antenna 3 is located in parallel with a side of the paper sheet as in the configuration examples 210a to 210d. Usually, the paper sheet is bent or folded in parallel with a side of the paper sheet, and accordingly, a degree of a force exerted to the antenna 3 and the frequency of 55 exertion of forces exerted to the antenna 3 can be expected to be less.

Further, the upper bottom surface (which is a surface in parallel with the surface) of the sheet of the electronic circuit chip 1 which is weak against a force in the bending direction, 60 is designed so as to have a small size in order to prevent the electronic circuit chip from being exerted thereto with a large bending moment.

Further, as shown in FIG. 2b which is an enlarged view illustrating a circuit, the electronic circuit chip 1 is located on a capacitor 2 which is formed so that its upper bottom surface (which is in parallel with the surface of the paper sheet) is

4

larger than the electronic circuit chip 1, and accordingly, the upper bottom surface of the electronic circuit chip is accommodated within the upper bottom surface of the capacitor 2 as viewed in a direction perpendicular to the surface of the paper sheet. With this arrangement, the capacitor 2 can protect the electronic circuit chip 1 from a force externally exerted. It is noted that if the upper bottom surface of the electronic circuit chip 1 is accommodated within the upper bottom surface of the capacitor 2 as viewed in a direction perpendicular to the surface of the paper sheet, the circuit may have such a structure that the antenna 3 is located between the capacitor 2 and the electronic circuit chip 1.

Explanation will be hereinbelow made of a second embodiment. Refereeing to FIGS. 3a and 3b which top views illustrating examples of configurations of circuits mounted on paper sheets, and in which 310a to 310d exhibit examples of configurations of circuits which are mounted on the paper sheets. The circuit is held between two sheets 400, 401 to which the circuit is bonded, similar to the first embodiment, as exhibited by a circuit 301d (301, 303). Alternatively, the circuit 310d is mounted being bonded to the rear surface of a paper sheet 500.

It is noted here that in the second embodiment, the capacitor 2 is manufactured, having a strength with which the capacitor cannot be folded. Further, as shown in the figures, the upper bottom surface (which is in parallel with the surface of the paper sheet) of the capacitor is set to a size which is slightly smaller than each of lattice spaces defined by section lines (one-dot chain lines shown in the figures) for sectioning the paper sheet in both longitudinal and lateral directions by (1/n) where n is an integer, and the sides of the paper sheet (the shape of each grid is not always rectangular), and the capacitor 2 is located at the center of any one of the lattice spaces.

In the example as shown, the lattice spaces are defined by section lines (one-dot chain lines as shown in the figure) sectioning the paper sheet into ½ in the longitudinal direction, and sectioning the paper sheet into ½ in the lateral direction, and the sides of the paper sheet. The section lines defining the lattice spaces are set so that the creases in a certain folding configuration become the section lines if this folding configuration has been previously known. Further, if no folding configuration has not previously known, creases which are created in one of folding configurations which are usually used in accordance with a kind or use of the paper sheet are set as the section lines. That is, other than a special kind or use of the paper sheet, the positions of the section lines defining the lattice spaces are set at every ½, ⅓, ⅓, ⅓, ⅓, ⅓ or 1/16 of the length of the paper sheet in either of the lateral and the longitudinal directions.

Further, in the second embodiment, as shown in FIG. 3b which is an enlarged view illustrating the circuit, the electronic circuit chip 1 is arranged on the capacitor which is manufactured so that its upper bottom surface (which is in parallel with the surface of the paper sheet) is larger than the electronic circuit chip 1, and accordingly, the upper bottom surface of the electronic circuit chip 1 is accommodated within the upper bottom surface of the capacitor 2 as viewed in a direction perpendicular to the surface of the paper sheet. With this arrangement, the capacitor 2 can protects the electronic circuit chip 1 against a force externally exerted. It is noted that if the upper bottom surface of the electronic circuit chip 1 is accommodated within the upper bottom surface of the capacitor 2 as viewed in a direction perpendicular to the surface of the paper sheet, the circuit may have such a structure that the antenna 3 is located between the capacitor 2 and the electronic circuit chip 1.

5

According to the second embodiment configured as mentioned above, since the paper sheet can hardly be folded in the part occupied by the capacitor 2, it can be expected that the paper sheet is never folded in the part occupied by the capacitor 2. Thus, the electronic circuit chip 1 located in the part occupied by the capacitor 2 can be expected to be prevented from being exerted thereto with a strong force externally applied. Further, the capacitor 2 is located at a position which does not hinder the folding of the paper sheet in a usual configuration, and accordingly, it is possible to present the 10 convenience of the use of the paper from being greatly laurel.

Explanation will be hereinbelow made of a third embodiment of the present invention.

In the case of mounting the electronic circuit chip on a paper sheet, when a force is exerted to the paper sheet from the outside due to handling of the paper sheet, the force is also exerted to the paper sheet when the paper sheet is curved. In this embodiment, if the electronic circuit chip is planar (in a nearly rectangular parallelepiped), the electronic circuit chip which is designed satisfying conditions having been previously obtained in order to prevent the electronic circuit chip from being broken by a force externally exerted is mounted on the paper sheet.

Referring to FIGS. 4a to 4d, there are shown electronic circuit chips 41 and paper sheets 42, 43. FIGS. 4a and 4c show 25 an example in which the electronic circuit chip 41 is held between the sheets 42, 43 which are bonded together, FIG. 4a illustrating a condition in which no force is exerted to the paper sheet while FIG. 4c illustrates a condition in which a force is exerted to the paper sheet which is therefore curved. 30 FIGS. 4b and 4d show in an example in which the electronic circuit chip 41 is bonded to the upper surface of the paper sheet 43, FIG. 4b illustrating a condition in which no force is exerted thereto while FIG. 4d illustrates a condition in which a force is exerted thereto so that the paper sheet is curved. 35

When a force and a moment are exerted to the paper sheet so that the long sides of the planar surface of the electronic circuit chip are curved, the force and the moment are effected in various positions on the electronic circuits chip. Estimating that one of the short sides of the planar surface of the electronic circuit chip is set as a fixed end while the other side on the opposite side is set as a free end, the force and the moment can be exhibited being substituted by the equally distributed loads exerted over the entire area of the planar surface, a concentrated load exerted to the free end, and a moment 45 exerted to the free end. Even in such a case that the electronic circuit chip is held between the paper sheets, and also in such a case that it is bonded to the upper surface of the paper sheet, it is approximated to a similar configuration.

Referring to FIG. 5 which is a view approximately exhibits 50 a force and a moment which are exerted so as to curve the electronic circuit chip, a part indicated by rightward upward oblique lines exhibits a section of the electronic circuit chip 41, in parallel with the long sides of the planer surface thereof. The short sides of the planar surface of the electronic circuit 55 chip 41 correspond to opposite ends of the section of the electronic circuit chip 41 in FIG. 4. Of these ends, the left end serves as the free ends while the right end serves as the fixed end. Referring to FIG. 4, the fixed part is exhibited by rightward downward oblique lines. Referring to this figure, there 60 are shown a thickness H (m) of the electronic circuit chip 41, the length L (m) of the long sides of the electronic circuit chip, equally distributed loads P (N/m<sup>2</sup>) per unit area, which are exerted over the entire area of the planar surface of the electronic circuit chip 41, a concentrated load W (N/m) per unit 65 length, exerted to the free end, and a bending moment M (N) per unit length, exerted to the free end.

6

The forces P and W and the moment M with which the electronic circuit chip 41 is curved, are estimated to be exerted within the section thereof, and a positive force or moment is taken in a direction in which the electronic circuit chip 41 is curved downward. In this embodiment the forces P and W and the moment M have positive values.

The x-axis is taken rightward from the free end as the origin. A moment per unit length, exerted to a position x (m) by the equally distributed loads P, is exhibited by  $Px^2/2(N)$ . A moment per unit length, exerted to a position x (m) by the concentrated load W is exhibited by Wx (N). A moment per unit length exerted by the bending moment M is exhibited by a constant value M(N), independent from the value x. Accordingly, the total value  $M_{SUM}$  of the moments per unit length, exerted to the position x (m) is exhibited by  $Px^2/2+Wx+M$  (N). x is taken in a range from o to L, and accordingly,  $M_{SUM}$  becomes maximum at x=L, thus,

$$M_{MAX}=PL^2/2+WL+M(N)$$

is obtained.

In this embodiment, since the shape of the electronic circuit chip can be approximated to a rectangular parallelepiped body, the bending stress exerted to the electronic circuit chip **41** becomes maximum at a position where the maximum bending moment is exerted, having a value  $\sigma_{MAX}$  becomes  $6M_{MAX}/H^2(N/m^2)$ .

If the bending strength of the electronic circuit chip 41 is denoted by  $\sigma(N/m_2)$ , since a condition with which the electronic circuit 41 can be prevented from being broken, is  $\sigma \ge \sigma_{MAX}$ ,

$$3PL^2 + 6WL + 6M - \sigma H^2 > 0$$
 (Formula 1)

is obtained.

By solving the equation for L, H,  $\sigma$ ,

$$L > \{-W + (W^2 - PA)^{1/2}\}/P$$
 (Formula 2)

$$H \ge \{3(PL^2 + 2WL + 2M)/\sigma\}^{1/2}$$
 (Formula 3)

$$\sigma \ge (3PL^2 + 6WL + 6M)/H^2$$
 (Formula 4)

are obtained. In the formula 2, A is  $A=2M-\sigma H^2/3$ .

As a condition with which the electronic circuit chip is prevented from being broken, the maximum value of the length L (m) of the long sides is obtained from the formula 2, the minimum value of the thickness H (m) is obtained from the formula 3, and the minimum value of the bending strength  $\sigma(N/m^2)$  is obtained from the formula 4.

In an example, in such a case that the electronic circuit chip is mounted between the paper sheets, having a thickness with which the electronic circuit chip cannot be recognized even though the paper sheets are externally touched, the maximum thickness H (m) of the electronic circuit chip is determined. By substituting a bending strength  $\sigma(N/M^2)$  which can be obtained from the material quality and the shape of the electronic circuit chip, the equally distributed loads P  $(N/m^2)$  per unit area and the concentrated load W(N/m) per unit length which are expected to be applied when paper is used, and the moment M (N) per unit length, into the formula 2, the maximum long side length L (m) with which the electronic circuit chip can be prevented from being broken can be obtained.

In another example, in such a case that the electronic circuit chip should have multiple functions, since the scale of the circuit becomes larger, the minimum value of the long side length L of the electronic circuit chip is determined. By substituting a bending strength  $\sigma(N/m^2)$ , the equally distributed loads P  $(N/m^2)$  per unit area, and the concentrated load

W(N/m) per unit length, and the moment M (N) per unit length, which are obtained similar to those as mentioned above, into the formula 3, the minimum thickness H (m) with which the electronic circuit chip can be prevented from being broken, can be obtained.

Thus, according to this embodiment, it is possible to provide an electronic circuit chip which can be prevented from being broken even though it is mounted to a soft material such as paper. Further, it is possible to provide a sheet on to which the electronic circuit chip designed as mentioned above is 10 mounted.

Next, explanation will be hereinbelow made of a forth embodiment of the present invention.

In this embodiment, a tape like sheet on which electronic circuit chips are mounted, is used.

Referring to FIG. 6, with the use of a tape-like sheet which can be rolled up, not only separated sheets as shown in planar sheets, but also a rolled continuous sheet can be provided.

A plurality of electronic circuit chips are mounted on an adhesive tape 61 at predetermined intervals. The adhesive 20 tape is stocked in a rolled condition, and is used by being pulled by a required length. Perforations 62 are formed in the adhesive tape 61 so that a paper piece on which a single electronic circuit chip is mounted can be taken out therefrom.

According this embodiment, even though no electronic 25 circuit chip has yet been mounted to a desired object, the electronic circuit part can be mounted to the object by cutting off a piece on which a single electronic circuit chip is mounted and then by bonding the same to the object.

According to this embodiment, an arbitrary object to which the adhesive tape **61** can be applied, can be mounted thereon with an arbitrary number of electronic circuit chips **41**.

It is noted that although explanation has been made with the use of the adhesive tape **61** in this embodiment, a seal-like planer adhesive tape may be used, instead of the tape-like 35 sheet.

Further, if a cut-off tape 61 can be applied to the object by another means, it is not required that the tape is adhesive.

Further, the electronic circuit chips should not be limited to one and the same kind, but various kinds of electronic circuit 40 chip can be used.

Further, one and the same kind of electronic circuit chips 41 or a plural kinds of electronic circuit chips 41 may be cut off by a number which is not only one but more.

### INDUSTRIALLY USABILITY

As mentioned above, according to the present invention, an electronic circuit chip can be mounted on a soft material such as paper while it can be prevented from being broken even though the material is bent or folded.

8

Further, according to the present invention, an electronic circuit chip can be simply mounted on the material at an arbitrary position.

The invention claimed is:

- 1. A method of mounting an electronic circuit chip together with another planar electric element to a foldable rectangular sheet having first sides and second sides which are not wider than the first sides, the electronic circuit chip-mounted sheet comprising a finished product that is foldable along at least one fold line of the foldable rectangular sheet, the method being characterized in that the electronic circuit chip is mounted to the foldable rectangular sheet at a position which is not on any one of a line passing through positions of one-half of the length of the first sides and being parallel with the second sides, lines passing respectively through positions of one-third or one-fourth of the length of the first sides and being parallel with the second sides, and a line passing through positions of one-half of the second sides and being parallel with the first sides.
- 2. A method of mounting an electronic circuit chip as set forth in claim 1, characterized in that a rod-like antenna is mounted on the sheet so as to extend in a direction coincident with a direction of a crease line which is caused when said sheet is folded in a predetermined folding manner.
- 3. A method of mounting an electronic circuit chip as set forth in claim 1, characterized in that a rod-like antenna is mounted on the sheet so as to cross at least one of the lines.
- 4. A foldable rectangular sheet to which an electronic chip is mounted, the electronic circuit chip-mounted sheet comprising a finished product that is foldable along at least one fold line of the foldable rectangular sheet, the foldable rectangular sheet having first sides and second sides not wider than the first sides, characterized in that the electronic circuit chip is located at a position which is not on any one of a line passing through positions of one-half of the length of the first sides and being parallel with the second sides, lines passing respectively through positions of one-third or one-fourth of the length of the first sides and being parallel with the second sides, and a line passing through a position of one-half of the second sides and being parallel with the first sides.
- 5. A foldable rectangular sheet as set forth in claim 4, characterized in that a rod-like antenna is mounted on the sheet so as to be extended in a direction coincident with a direction of a crease line which is caused when said sheet is folded in a predetermined folding manner.
  - 6. A foldable rectangular sheet as set forth in claim 4, characterized in that a rod-like antenna is mounted on the sheet so as to cross at least one of the lines.

\* \* \* \*

PATENT NO. : 7,549,208 B2

APPLICATION NO.: 10/687753
DATED: June 23, 2009
INVENTOR(S): Okamoto et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Sheet:

(75) Inventors:

"Asahiko Sobe" should read -- Asahiko Isobe--.

Signed and Sealed this

Seventeenth Day of November, 2009

David J. Kappos

David J. Kappos

Director of the United States Patent and Trademark Office

PATENT NO. : 7,549,208 B2 Page 1 of 1

APPLICATION NO. : 10/687753

DATED : June 23, 2009

INVENTOR(S) : Okamoto et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the cover page:

Item (63) should read:

(63) Continuation of application No. 09/856,758, filed on Sep. 14Sep. 15, 2001, now Pat. No. 6,731,509.

Signed and Sealed this

Fifth Day of January, 2010

David J. Kappos

Director of the United States Patent and Trademark Office

David J. Kappos

PATENT NO. : 7,549,208 B2 Page 1 of 1

APPLICATION NO. : 10/687753

DATED : June 23, 2009

INVENTOR(S) : Okamoto et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title Page;

On the cover sheet:

After Item (63), please insert:

--(86) PCT/JP99/06595

 $\S 371 (c)(1),$ 

(2), (4) Date: Sep. 15, 2001

(87) PCT Pub. No.: WO00/33249
PCT Pub. Date: Jun. 8, 2000

(30) Foreign Application Priority Data

Nov. 30, 1998 (JP) ......10-339265--

Signed and Sealed this

Twentieth Day of April, 2010

David J. Kappos

Director of the United States Patent and Trademark Office

David J. Kappos

PATENT NO. : 7,549,208 B2 Page 1 of 1

APPLICATION NO. : 10/687753

DATED : June 23, 2009

INVENTOR(S) : Okamoto et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title Page;

Item (63):

(63) Continuation of application No. 09/856,758, filed on Sep. 14, 2001 filed as Application No. PCT/JP99/06595 on November 26, 1999, now Pat. No. 6,731,509.

Please delete items (86) and (87) added by the Request for the Certificate of Correction filed on March 3, 2010.

Signed and Sealed this

Tenth Day of August, 2010

David J. Kappos

Director of the United States Patent and Trademark Office

David J. Kappos