

US007202523B2

(12) United States Patent

Forbes

(10) Patent No.: US 7,202,523 B2

(45) Date of Patent: Apr

Apr. 10, 2007

(54) NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON

(75) Inventor: Leonard Forbes, Corvallis, OR (US)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 87 days.

(21) Appl. No.: 10/714,753

(22) Filed: Nov. 17, 2003

(65) Prior Publication Data

US 2005/0106811 A1 May 19, 2005

(51) **Int. Cl.**

(58)

H01L 29/792 (2006.01)

257/324, 325, E29.309, E21.662, E21.679; 438/257

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,184,207	\mathbf{A}		1/1980	McElroy	
4,420,504	\mathbf{A}		12/1983	Cooper	
4,755,864	\mathbf{A}		7/1988	Ariizumi	
4,881,114	\mathbf{A}	*	11/1989	Mohsen et al	257/530
5,241,496	\mathbf{A}		8/1993	Lowrey	
5,330,930	\mathbf{A}		7/1994	Chi	
5,378,647	\mathbf{A}		1/1995	Hong	
5,379,253	\mathbf{A}		1/1995	Bergemont	
5,397,725	\mathbf{A}		3/1995	Wolstenholme	
5,467,305	\mathbf{A}		11/1995	Bertin	
5,576,236	\mathbf{A}		11/1996	Chang	
5,768,192	\mathbf{A}		6/1998	Eitan	
5,792,697	\mathbf{A}		8/1998	Wen	
5,811,852	\mathbf{A}	*	9/1998	Ling	257/316
				_	

5,858,841 A 1/1999 Hsu 5,911,106 A 6/1999 Tasaka 5,946,558 A 8/1999 Hsu

(Continued)

FOREIGN PATENT DOCUMENTS

EP 84303740.9 1/1985

(Continued)

OTHER PUBLICATIONS

B. Eitan et al., "Characterization of Channel Hot Electron Injection by the Subthreshold Slope of NROMTM Device," IEEE Electron Device Lett., vol. 22, No. 11, (Nov. 2001) pp. 556-558, Copyright 2001 IEEE.

(Continued)


Primary Examiner—Thao P. Le

(74) Attorney, Agent, or Firm—Leffert Jay & Polglaze, P.A.

(57) ABSTRACT

An NROM flash memory cell is implemented in an ultrathin silicon-on-insulator structure. In a planar device, the channel between the source/drain areas is normally fully depleted. An oxide layer provides an insulation layer between the source/drain areas and the gate insulator layer on top. A control gate is formed on top of the gate insulator layer. In a vertical device, an oxide pillar extends from the substrate with a source/drain area on either side of the pillar side. Epitaxial regrowth is used to form ultra-thin silicon body regions along the sidewalls of the oxide pillar. Second source/drain areas are formed on top of this structure. The gate insulator and control gate are formed on top.

19 Claims, 8 Drawing Sheets



U.S. PATENT	DOCUMENTS	6,794,712 B1 * 9/2004 Fujiwara
		6,830,963 B1* 12/2004 Forbes
5,966,603 A 10/1999		6,906,390 B2 * 6/2005 Nomoto et al 257/406
5,973,358 A 10/1999		6,949,788 B2 * 9/2005 Fujiwara et al 257/314
5,994,745 A 11/1999	Hong	2001/0001075 A1 5/2001 Ngo
6,011,725 A 1/2000	Eitan	2001/0004332 A1 6/2001 Eitan
6,028,342 A 2/2000	Chang	2001/0011755 A1 8/2001 Tasaka
6,030,871 A 2/2000	Eitan	2002/0043682 A1 4/2002 Yamazaki
6,044,022 A 3/2000	Nachumovsky	2002/0142569 A1 10/2002 Chang
6,081,456 A 6/2000	Dadashev	2002/0146885 A1 10/2002 Chen
6,108,240 A 8/2000	Lavi	2002/0151138 A1 10/2002 Liu
6,133,102 A 10/2000	Wu	2002/0168875 A1 11/2002 Chang
6,134,156 A 10/2000	Eitan	2002/0177275 A1 11/2002 Liu
6,147,904 A 11/2000	Liron	2002/0177273 AT 11/2002 Eta 2002/0182829 A1 12/2002 Chen
6,157,570 A 12/2000		2002/0102025 A1 12/2002 Chen 2003/0040152 A1 2/2003 Liu
6,172,396 B1 1/2001		2003/0040132 A1 2/2003 E10 2003/0057997 A1 3/2003 Sun
6,174,758 B1 1/2001	•	2003/0057557 AT 3/2003 Sun 2003/0067807 A1 4/2003 Lin
	Yang	
	Ogura 438/266	
6,181,597 B1 1/2001		2003/0183873 A1 10/2003 Fujiwara
6,184,089 B1 2/2001	-	2003/0222294 A1* 12/2003 Yoshino
6,201,282 B1 3/2001		
6,201,737 B1 3/2001		FOREIGN PATENT DOCUMENTS
6,201,737 B1 3/2001 6,204,529 B1 3/2001		
	Hsieh	EP 90115805.5 2/1991
		EP 01113179.4 12/2002
	Bergemont	WO WO 03/017374 A2 2/2003
, ,	Derhacobian Na alaanaan	
	Nachumovsky	OTHER PUBLICATIONS
	Hollmer	OTHER FUBLICATIONS
6,240,020 B1 5/2001		B. Eitan et al., "Spatial Characterization of Hot Carriers Injected
, , , , , , , , , , , , , , , , , , ,	Sunkavalli	into the Gate Dielectric Stack of a MOFSET Based on Non-Volatile
6,251,731 B1 6/2001		Memory Device," date unknown, pp. 58-60.
	Ogura	B. Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Non-
6,256,231 B1 7/2001		
, ,	Derhacobian	volatile Memory Cell," IEEE Electron Device Lett, vol. 21, No. 11,
, ,	Derhacobian	(Nov. 2000), pp. 543-545, Copyright 2000 IEEE.
6,272,043 B1 8/2001	Hollmer	E. Maayan et al., "A 512Mb NROM Flash Data Storage Memory
6,275,414 B1 8/2001	Randolph	with 8MB/s Data Range," Dig. IEEE Int. Solid-State Circuits Conf.,
6,282,118 B1 8/2001	Lung	San Francisco, (Feb. 2002), pp. 1-8, Copyright Saifun Semicon-
6,291,854 B1 9/2001	Peng	ductors Ltd. 2002.
6,297,096 B1 10/2001	Boaz	E. Maayan et al., "A 512Mb NROM Flash Data Storage Memory
6,303,436 B1 10/2001	Sung	with 8MB/s Data Range," ISSCC 2002 Visuals Supplement, Ses-
6,327,174 B1 12/2001	Jung	sion 6, SRAM and Non-Volatile Memories, 6.1 and 6.2, pp. 76-77,
6,348,711 B1 2/2002	Eitan	407-408. Copyright 1990 IEEE.
6,392,930 B2 5/2002	Jung	M. Janai, "Data Retention, Endurance and Acceleration Factors of
6,417,053 B1 7/2002	Kuo	NROM Devices," IEEE 41 st Annual International Reliability Phys-
6,421,275 B1 7/2002	Chen	ics Symposium, Dallas, TX (2003), pp. 502-505, Copyright 1989
6,429,063 B1 8/2002		IEEE.
6,432,778 B1 8/2002		S. Minami and Y. Kamigaki, "A Novel MONOS Nonvolatile
6,461,949 B1 10/2002		Memory Device Ensuring 10-Year Data Retention after 10 ⁷ Erase/
6,468,864 B1 10/2002	•	Write Cycles," IEEE Transactions of Electron Devices, vol. 40, No.
6,469,342 B1 10/2002	~	11 (Nov. 1993) pp. 2011-2017, Copyright 1998 IEEE.
6,477,084 B1 11/2002		C. Pan, K. Wu, P. Freiberger, A. Chatterjee, G. Sery, "A Scaling
6,486,028 B1 11/2002		Methodology for Oxide-Nitride-Oxide Interpoly Dielectric for
6,487,050 B1 11/2002	~	EPROM Applications," IEEE Transactions on Electron Devices,
6,498,377 B1 12/2002		vol. 37, No. 6, (Jun. 1990), pp. 1439-1443, Copyright 1990 IEEE.
6,514,831 B1 2/2003		P. Manos and C. Hart, "A Self-Aligned EPROM Structure with
6,514,831 B1 2/2003 6,531,887 B2 3/2003		Superior Data Retention," IEEE Electron Device Letters, vol. 11,
6,545,309 B1 4/2003		
, ,	Chang	No. 7, (Jul. 1990) pp. 309-311, Copyright 1990 IEEE.
		W. Owen and W. Tchon, "E ² PROM Product Issues and Technology
6,552,387 B1 4/2003 6,559,013 B1 5/2003		Trends," IEEE 1989, pp. 17-19, Copyright 1989 IEEE.
, ,		T. Huang, F. Jong, T. Chao, H. Lin, L. Leu, K. Young, C. Lin, K.
6,576,511 B2 6/2003		Chiu, "Improving Radiation Hardness of EEPROM/Flash Cell By
	Ogura 257/314	N ₂ 0 Annealing," IEEE Electron Device Letters, vol. 19, No. 7 (Jul.
6,580,135 B2 6/2003	_	1998), pp. 256-258, Copyright 1998 IEEE.
6,580,630 B1 6/2003		B. Eitan et al., "Electrons Retention Model for Localized Charge in
	Chang	Oxide—Nitride-Oxide (ONO) Dielectric," IEEE Device Lett., vol.
6,607,957 B1 8/2003		23, No. 9, (Sep. 2002), pp. 556-558. Copyright 2002 IEEE.
6,610,586 B1 8/2003		T. Nozaki, T. Tanaka, Y. Kijiya, E. Kinoshita, T. Tsuchiya, Y.
6,613,632 B2 9/2003	Liu	Hayashi, "A 1-Mb EEPROM with MONOS Memory Cell for
6,617,204 B2 9/2003	Sung	Semiconductor Disk Application," IEEE Journal of Solid-State
6,657,252 B2* 12/2003	Fried et al 257/316	Circuits, vol. 26, No. 4 (Apr. 1991), pp. 497-501, Copyright 1991
	Zhang 438/138	IEEE.
• • • • • • • • • • • • • • • • • • •		

- F. Vollebregt, R. Cuppens, F. Druyts, G. Lemmen, F. Verberne, J. Solo, "A New E(E)PROM Technology With A TiSi₂ Control Gate," IEEE 1989, pp. 25.8.1-25.8.4, Copyright 1989 IEEE.
- B. Eitan et al., "Impact of Programming Charge Distribution on Threshold Voltage and Subthreshold Slope of NROM Memory cells," IEEE Transactions on Electron Devices, vol. 49, No. 11, (Nov. 2002), pp. 1939-1946, Copyright 2002 IEEE.
- B. Eitan et al., "Spatial characterization of Channel hot electron injection utilizing subthreshold slope of the localized charge storage NROMTM memory device," Non-Volatile Semiconductor Memory Workshop (NVSMW), Monterey, CA, (Aug. 2001), pp. 1-2.
- B. Eitan et al., "Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?" Int. Conf. on Solid State Devices and Materials, Tokyo, (1999), pp. 1-3, Copyright 1999 Saifun Semiconductors Ltd.
- S. Ogura, et al. "Twin MONOS Cell with Dual Control Gates," Halo LSI and New Halo, pp. 187-187.3, Date Unknown.
- T. Sugizaki, et al. "New 2-bit/Tr MONOS Type Flash Memory using A1₂O₃ as Charge Trapping Layer," Fujitsu Laboratories Ltd, Date Unknown.
- T. Saito, et al. "Hot Hole Erase Characteristics and Reliability in Twin MONOS Device" Halo LSI, Date Unknown.
- Saifun Semiconductors, LTD. PowerPoint Presentation, Date Unknown.
- Y. Roizin, et al. "Novel Techniques for data retention and Leff measurements in two bit MicroFlash® Memory Cells," Characterization and Metrology for ULSI Technology: 200 International Conf., pp. 181-185, Copyright 2001 American Institute of Physics, 1-56396-967-X/01.
- W.J. Tsai, et al. "Cause of Data Retention Loss in a Nitride-Based Localized Trapping Storage Flash Memory Cell," IEEE 40th Annual International Reliability Physics Symposium, Dallas, (2002), pp. 34-38. Copyright 2002 IEEE.
- W.J. Tsai, et al. "Data Retention Behavior of a SONOS Type Two-Bit Storage Flash Memory Cell," IEDM 01-0179-01-722, Copyright 2001 IEEE.
- A. Shappir, et al., "Subtreshold slope degradation model for localized-charge-trapping based non-volatile memory devices," Solid-State Electronics 47 (2003), pp. 937-941. Copyright 2003 Elsevier Science Ltd.
- R. Neale, "AMD's MirrorBit—a big step in Flash progress," Electronic Engineering Design, V. 74, No. 906, pp. 47-50.
- I. Bloom, et al., "NROMTM-a new technology for non-volatile memory products" Solid-State Electronics 46 (2002), pp. 1757-1763. Copyright 2002 Elsevier Science Ltd.
- J. Bu and M. White, "Electrical characterization on ONO triple dielectric in SONOS nonvolatile memory devices," Solid-State Electronics 45 (2001) pp. 47-51. Copyright 2001 Elsevier Science Ltd.
- Y. Kamigaki and S. Minami, "MNOS Nonvolatile Semiconductor Memory Technology: Present and Future," IEICE Trans. Electron, vol. E84-C, No. 6, pp. 713-723 (Jun. 2001).
- E. Lusky, et al., "Electron Discharge Model of Locally-Trapped Charge in Oxide-Nitride-Oxide (ONO) Gates for NROM™ Non-Volatile Semiconductor Memory Devices," Extended Abstracts of the 2001 International Conference on Solid State Devices and Materials, Tokyo, 2001 pp. 534-535.
- A. Nughin, "n-Channel 256kb and 1Mb EEPROMs," ISSCC91, Session 134, Special Session on Technology in the USSR, Paper 13.4, 1991 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 228-229, 319.
- G. Xue, et al., "Low Voltage Low Cost Nitride Embedded Flash Memory Cell" IMEC., Date Unknown.
- L. Breuil, et al., "A new 2 isolated-bits/cell flash memory device with self aligned split gate structure using ONO stacks for charge storage," IMEC, Date Unknown.
- J. Willer, et al., "UMEM: A U-shape Non-Volatile-Memory Cell," Ingentix GmbH &Co. KG., Infineon Technologies and Saifun Semiconductors, Date Unknown.
- S. Kang, et al., "A Study of SONOS Nonvolatile Memory Cell Controlled Structurally by Localizing Charge-Trapping Layer," Samsung Electrons Co., Ltd., Date Unknown.

- Y. Roizin, et al., "In-Process Charging in microFlash® Memory Cells," Tower Semiconductor, Ltd., Date Unknown.
- A. Shappir, et al., "Subthreshold slope degradation model for localized-charge-trapping based non-volatile memory devices," Solid State Electronics, 47 (2003) pp. 937-941, Copyright 2003 Elsevier Science Ltd.
- I. Fujiwara, et al., "High speed program/erase sub 100 nm MONOS memory cell," Sony Corporation, Date Unknown.
- E. Lusky, et al., "Investigation of Spatial Distribution of CHE Injection Utilizing the Subthreshold Slope and the Gate Induced Drain Leakage (GIDL) Characteristics of the NROM™ Device," Saifun Semiconductors, Ltd. and Tel Aviv University, Dept of Physical Electronics, pp. 1-2., Date Unknown.
- C.C. Yeh, et al., "A Modified Read Scheme to Improve Read Disturb and Second Bit Effect in a Scaled MXVAND Flash Memory Cell," Macronix International Co., Ltd. and Department of Electronics Engineering, National Chiao-Tung University, Date Unknown.
- Y. K. Lee, et al., "30-nm Twin Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Memory (TSM) with High Erase Speed and Reliability," School of Electrical Engineering, Seoul National University, C&M, System LSI, ATD, PD, Samsung Electronics Co., Date Unknown.
- J.H. Kim, et al., "Highly Manufacturable SONOS Non-Volatile Memory for the Embedded SoC Solution," 2003 Symposium on VLSI Technology Digest of Technical Papers, pp. 31-32.
- Y. Hayashi, et al., "Twin MONOS Cell with Dual Control Gates," 2000 Symposium on VLSI Technology Digest of Technical Papers, 2000 IEEE, pp. 122-123.
- M. K. Cho and D. M. Kim, "High Performance SONOS Memory Cells Free of Drain Turn-On and Over-Erase: Compatibility Issue with Current Flash Technology," IEEE Electron Device Letters, vol. 21, No. 8, Aug. 2000, pp. 399-401, Copyright 2000 IEEE.
- T. Y. Chan, K.K. Young and C. Hu, "A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95., Copyright 1987 IEEE.
- I. Bloom, et al., "NROMTM NVM technology for Multi-Media Applications," Saifun Semiconductors, Ltd. Ingentix, Ltd. and Infineon Technologies, Date Unknown.
- E. J. Prinz, et al., "An Embedded 90nm SONOS Flash EEPROM Utilizing Hot Electron Injection Programming and 2-Sided Hot Hole Injection Erase," Motorola Embedded Memory Center, Date Unknown.
- Y. Roizin, et al., "Retention Characteristics of microFLASH® Memory (Activation Energy of Traps in the ONO Stack)," Tower Semiconductor, Ltd., Date Unknown.
- Y. Roizin, et al., "Activation Energy of Traps in the ONO Stack of microFLASH® Memory Cells," Tower Semiconductor, Ltd., Date Unknown.
- Y. Roizin, et al., "Dummy' Gox for Optimization of microFLASH® Technology," Tower Semiconductor, Ltd., Date Unknown.
- Y. K. Lee, et al., "Multi-Level Vertical Channel SONOS Nonvolatile Memory on SOI," 2002 Symposium on VLSI Technology Digest of Technical Papers, Copyright 2002 IEEE.
- T. Saito, et al., "CHE Program Behavior in MONOS Device," Halo LSI., Date Unknown.
- J. Bu, et al., "Retention Reliability Enhanced SONOS NVSM with Scaled Programming Voltage," Microelectronics Lab., Date Unknown.
- H. Tomiye, et al., "A novel 2-bit/cell MONOS memory device with a wrapped-control-gate structure that applies source-side hot-electron injection," 2002 Symposium on VLSI Technology Digest of Technical Papers, Copyright 2002 IEEE.
- Certified Translation, "Flash cell that seeks to replace current technology introduced enabling both low cost and high performance" Nikkei Microdevices, Nov. 1999, pp. 147-148.

^{*} cited by examiner

Apr. 10, 2007









Fig. 1 Prior Art
























Fig. 10



1

NROM FLASH MEMORY DEVICES ON ULTRATHIN SILICON

TECHNICAL FIELD OF THE INVENTION

The present invention relates generally to memory devices and in particular the present invention relates to nitride read only memory flash memory devices.

BACKGROUND OF THE INVENTION

The increased speed and capability of computers and other electronic devices requires better performance from the integrated circuits that make up a device. One way to make the integrated circuits faster is to reduce the size of the transistors that make up the device. However, as transistors are made smaller and faster, delays through the connections between the transistors becomes greater in relation to the speed of the transistor.

An alternative technique to speed up integrated circuits is to use alternative semiconductors. For example, silicon-on-insulator (SOI) technology provides a 25–35% performance increase over equivalent CMOS technologies. SOI refers to placing a thin layer of silicon on top of an insulator such as silicon oxide or glass. The transistors would then be built on this thin layer of SOI. The SOI layer reduces the capacitance of the transistors so that they operate faster.

FIG. 1 illustrates a typical prior art SOI semiconductor. The transistor is formed in the silicon layer 101 that is over the insulator 102. The insulator is formed on top of the substrate 103. Within the silicon layer 101, the drain/source regions 105 and 106 are formed. The gate 107 is formed above the partially depleted channel 109. A floating body 110 is within the depleted region 112 and results from the partial depletion.

SOI technology, however, imposes significant technical challenges. The silicon film used for SOI transistors must be perfect crystalline silicon. The insulator layer, however, is not crystalline. It is very difficult to make perfect crystalline silicon-on-oxide or silicon with other insulators since the insulator layer's crystalline properties are so different from the pure silicon. If perfect crystalline silicon is not obtained, defects will find their way onto the SOI film. This degrades the transistor performance.

Additionally, floating body effects in partially depleted CMOS devices using SOI technology are undesirable in many logic and memory applications. The floating bodies cause threshold voltages and switching speeds to be variable and complex functions of the switching history of a particular logic gate. In dynamic logic and DRAM memories, the floating bodies cause excess charge leakage and short retention times that can cause data loss. In conventional flash memories and NROM devices, the floating bodies cause reduced erase fields and slower erase times.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a way to eliminate floating body effects in CMOS devices incorporating SOI technology.

SUMMARY

The above-mentioned problems with eliminating floating body effects and other problems are addressed by the present 65 invention and will be understood by reading and studying the following specification.

2

The present invention encompasses an NROM transistor having an ultra-thin silicon-on-insulator substrate. The silicon has two doped source/drain regions separated by a normally fully depleted body region. The doped regions are a different conductivity than the substrate.

An oxide layer is formed above each of the source/drain regions. A gate insulator is formed over the body region and oxide layer. The gate insulator is capable of storing a plurality of charges. A control gate is formed on the gate insulator.

Further embodiments of the invention include methods and apparatus of varying scope.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a cross-sectional view of a typical prior art SOI semiconductor.

FIG. 2 shows a cross-sectional view of one embodiment for a planar NOR NROM cell using ultra-thin SOI.

FIG. 3 shows a cross-sectional view of one embodiment of two vertical NOR NROM cells of the present invention using ultra-thin SOI.

FIG. 4 shows a cross-sectional view of another embodiment of two vertical NOR NROM cells of the present invention using ultra-thin SOI.

FIG. 5 shows an electrical equivalent circuit of a NOR NROM flash memory array of the present invention.

FIG. 6 shows a cross-sectional view of yet another alternate embodiment of a vertical NOR NROM memory array of the present invention using ultra-thin SOI.

FIG. 7 shows an electrical equivalent circuit of a NOR NROM flash memory array of the present invention in accordance with the embodiment of FIG. 6.

FIG. **8** shows a cross-sectional view of one embodiment of a planar NAND NROM cell of the present invention using ultra-thin SOI.

FIG. 9 shows a cross-sectional view of one embodiment of two vertical NAND NROM cells of the present invention using ultra-thin SOI.

FIG. 10 shows an electrical equivalent circuit of a NAND NROM flash memory array of the present invention in accordance with the embodiment of FIG. 9.

FIG. 11 shows a block diagram of one embodiment of an electronic system of the present invention.

DETAILED DESCRIPTION

In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and equivalents thereof.

FIG. 2 illustrates a cross-sectional view of one embodiment of a planar NROM cell using ultra-thin silicon-on-insulator (SOD) technology. The NROM flash memory cell of FIG. 2 is a NOR array cell with virtual ground bit lines.

The NROM flash memory cell is comprised of the silicon layer 201 on the insulator 202. The silicon 201 in an

ultra-thin SOI cell is less than 100 nm (1000 Å). This layer 201 is comprised of two source/drain areas 220 and 221 that act as bit lines 220 and 221. In one embodiment, these areas 220 and 221 are n-type material. Alternate embodiments use p-type material if the substrate is an n-type material.

The body region 200 between the bit lines 220 and 221 is normally fully depleted in ultra-thin SOI. The body region 200 is comprised of ionized acceptor impurities 203 and ionized donor impurities 205. Two oxide areas 210 and 211 are deposited on the silicon 201.

A gate insulator 207, in one embodiment, is a composite structure of oxide-nitride-oxide (ONO) formed between the control gate 230 and the silicon layer 201. The control gate 230, in one embodiment, is a polysilicon material and extends in the 'x' direction in the NOR flash cell embodiment. The nitride layer 225 has two charge storage areas 231 and **232**.

Alternate embodiments of the present invention use other gate insulators besides the ONO composite structure shown. These structures may include oxide-nitride-aluminum oxide composite layers, oxide-aluminum oxide-oxide composite layers, oxide, silicon oxycarbide-oxide composite layers as well as other composite layers.

In still other alternate embodiments, the gate insulator may include thicker than normal silicon oxides formed by wet oxidation and not annealed, silicon rich oxides with inclusions of nanoparticles of silicon, silicon oxynitride layer that are not composite layers, silicon rich aluminum oxide insulators that are not composite layers, silicon oxycarbide insulators that are not composite layers, silicon oxide insulators with inclusions of nanoparticles of silicon carbide, in addition to other non-stoichiometric single layers of gate insulators of two or more commonly used insulator materials such as Si, N. Al, Ti, Ta, Hf, Zr, and La.

FIG. 3 illustrates a cross-sectional view of one embodiment of two vertical NOR NROM cells 350 and 351 of the present invention using ultra-thin SOI. The vertical embodiment provides for higher density memory arrays.

areas 330 and 331 that operate as bit lines and are comprised of n+ doped silicon. Alternate embodiments use p-type material if the substrate is comprised of n-type material. Additional source/drain areas 320 and 321 for each transistor are formed at the top of a vertical oxide pillar 310. The $_{45}$ left transistor 350 uses source/drain areas 320 and 331 while the right transistor uses source/drain areas 321 and 330. The upper source/drain areas 320 and 321 are separated by a grain boundary but are electrically coupled. The vertical oxide pillar 310 is an insulator between the two transistors 350 and 351.

Vertical epitaxial regrowth of amorphous layers is used to provide crystalline layers of ultra-thin silicon 300 and 301 along the sidewalls of the vertical oxide pillar **310**. These layers are the ultra-thin silicon (i.e., <100 nm) body regions **300** and **301** and are normally fully depleted. The direction of thickness of the silicon body region 300 and 301 is illustrated in each region. The left ultra-thin silicon body region is part of the left transistor 350 while the right body region 300 is part of the right transistor 351.

The gate insulator layer 307, in one embodiment, is a composite ONO structure. Alternate embodiments of this layer 307 are disclosed above. The control gate 330 is formed above this insulator layer 307 and is common to both transistors 350 and 351 such that it acts as a word line in a 65 line 708. memory array. In one embodiment, the control gate 330 is a polysilicon material.

FIG. 4 illustrates a cross-sectional view of another embodiment of two vertical NOR NROM cells of the present invention using ultra-thin SOI. This embodiment has an architecture that is substantially similar to the embodiment of FIG. 3 in that the ultra-thin silicon body regions 400 and 401 are formed by epitaxial regrowth along the sidewalls of the oxide pillar 410. The top source/drain areas 420 and 421 are formed at the top of the oxide pillar 410 and the common poly control gate 405 is formed over the gate insulator 420 coupling both transistors 450 and 451 by a word line.

However, in the embodiment of FIG. 4, the bottom oxide layer 402 and 404 of the gate insulator 420 is thicker in the trench than in the previous embodiment. Additionally, the two source/drain areas of FIG. 3 are replaced by a single n+ source/drain region 430 that is isolated between the portions of the thicker oxide layer.

FIG. 5 illustrates an electrical equivalent circuit of a NOR NROM flash memory array of the present invention. This circuit can represent the planar embodiments of the present invention as well as the vertical embodiment of FIG. 3.

The control gate **501** crosses all of the devices **510–512** in the array. The n+ source/drain regions 503 and 504 are used as virtual ground data or bit lines. As is well known in the art, the bit lines of the array are coupled to a sense amplifier in order to read data from the cells **510–512**. The control gate 501 is the word line used to select the cells 510–512.

FIG. 6 illustrates a cross-sectional view of yet another alternate embodiment of a vertical NOR NROM memory array of the present invention using ultra-thin SOI. This figure illustrates four vertical transistors 650–653. For purposes of clarity, only the transistors formed around the first oxide pillar **632** are described. The remaining transistors are substantially identical in structure and operation.

As in previous embodiments, the two ultra-thin silicon body regions 608 and 609 are formed by epitaxial regrowth along the sidewalls of the oxide pillar 632. The gate insulator layers 601 and 602 are formed alongside of the silicon body regions 608 and 609. The n+ polysilicon gate structures 630 The cells 350 and 351 of FIG. 3 each have source/drain 40 and 631 for each transistor 650 and 651 are then formed on the insulator layers 601 and 602.

The nitride layers 603 and 604 provide two charge storage areas 610 and 611 for each transistor 650–653. In the trench area, the lower oxide layer 605 has a thicker composition than the rest of the gate insulator layer. The above cells 650–653 are formed on a lower n+ region 620 on the substrate that acts as a common source/drain area, depending on the direction that each transistor is biased.

The upper n+ regions 660 and 661 are the second common source/drain area for each transistor 650 and 651. The upper n+ region 660 and 661 of each transistor is coupled to other transistors in the array by a bonding wire 640 or other conductive device.

FIG. 7 illustrates an electrical equivalent circuit of a NOR NROM flash memory array of the present invention in accordance with the embodiment of FIG. 6. This figure illustrates the respective cells 650–653 as described in FIG. 6 above.

The control gates 701–704 are coupled to other cells in the 60 array and act as word lines. Two of these control gates 701–704 are illustrated in FIG. 6 as 630 and 631. The top common source/drain areas 660 and 661 are shown as virtual ground or data bit line 709 while the common source/drain area 620 is shown as virtual ground or data bit

FIG. 8 illustrates a cross-sectional view of one embodiment of a planar NAND NROM cell of the present invention 5

using ultra-thin SOI. This embodiment is comprised of the two source/drain regions 803 and 804 with the fully depleted body region 801 in the ultra-thin SOI. The two oxide regions 807 and 808 are formed above the n+ areas and the gate insulator 805 is formed over this architecture. In one 5 embodiment, the gate insulator 805 is a composite ONO layer but can be any other type of material including those described above.

The control gate **806** is formed above the gate insulator **805**. In the NAND embodiment, the gate **806** extends in the 'z' direction instead of the 'x' direction as in the NOR embodiment.

FIG. 9 illustrates a cross-sectional view of one embodiment of two vertical NAND NROM cells 910 and 911 of the present invention using ultra-thin SOI. Each transistor 910 and 911 is comprised of a source/drain region 905 and 906 formed in a p-type substrate material. Second source/drain regions 920 and 921 are formed on top of the oxide pillar 930 and separated by the grain boundary while still electrically coupled. The source/drain regions 905, 906, 920, and 20 921 function as electrical connections down the row.

Epitaxial regrowth is used to grow ultra-thin silicon body regions 901 and 902 on the sidewalls of the oxide pillar 930. As in previous embodiments, these regions 901 and 902 are each less than 100 nm thick.

The gate insulator 950 is formed on top of the transistors 910 and 911. In one embodiment, the gate insulator 950 is an ONO composite layer. Alternate embodiments for the composition of this layer have been illustrated previously.

Control gates 907 and 908 for each transistor 910 and 911 30 respectively are formed from a polysilicon material on each side of the gate insulator 950. The control gates 907 and 908 are coupled to other transistors to act as word lines.

FIG. 10 illustrates an electrical equivalent circuit of a NAND NROM flash memory array of the present invention 35 in accordance with the embodiment of FIG. 9. The two transistors 910 and 911 of FIG. 9 are shown.

The n+ source/drain connection 1005 of FIG. 10 corresponds to the two source/drain regions 920 and 921 of FIG. 9. The word lines 1001 and 1002 of FIG. 10 correspond to 40 the control gate 907 and 908 respectively of FIG. 9. The source/drain regions 905 and 906 formed in the substrate of FIG. 9 correspond to the source/drain connections 1009 and 1007 of FIG. 10.

The above embodiments are illustrated as n-channel type 45 transistors. However, one of ordinary skill in the art will understand that the conductivity types can be reversed by altering the doping types such that the present invention is equally applicable to include structures NROM structures having ultra-thin silicon, p-channel type transistors.

The masking and etching steps used to form the ultra-thin silicon NROM flash memory cells of the present invention are not discussed in detail. The various steps required to form the above-described architectures are well known by those skilled in the art.

FIG. 11 illustrates a functional block diagram of a memory device 1100 that can incorporate the ultra-thin SOI flash memory cells of the present invention. The memory device 1100 is coupled to a processor 1110. The processor 1110 may be a microprocessor or some other type of 60 controlling circuitry. The memory device 1100 and the processor 1110 form part of an electronic system 1120. The memory device 1100 has been simplified to focus on features of the memory that are helpful in understanding the present invention.

The memory device includes an array of flash memory cells 1130. In one embodiment, the memory cells are NROM

6

flash memory cells and the memory array 1130 is arranged in banks of rows and columns. The control gates of each row of memory cells is coupled with a wordline while the drain and source connections of the memory cells are coupled to bitlines. As is well known in the art, the connection of the cells to the bitlines depends on whether the array is a NAND architecture or a NOR architecture.

An address buffer circuit 1140 is provided to latch address signals provided on address input connections A0-Ax 1142. Address signals are received and decoded by a row decoder 1144 and a column decoder 1146 to access the memory array 1130. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 1130. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.

The memory device 1100 reads data in the memory array 1130 by sensing voltage or current changes in the memory array columns using sense/buffer circuitry 1150. The sense/buffer circuitry, in one embodiment, is coupled to read and latch a row of data from the memory array 1130. Data input and output buffer circuitry 1160 is included for bidirectional data communication over a plurality of data connections 25 1162 with the controller 1110). Write circuitry 1155 is provided to write data to the memory array.

Control circuitry 1170 decodes signals provided on control connections 1172 from the processor 1110. These signals are used to control the operations on the memory array 1130, including data read, data write, and erase operations. The control circuitry 1170 may be a state machine, a sequencer, or some other type of controller.

Since the NROM memory cells of the present invention use a CMOS compatible process, the memory device 1100 of FIG. 11 may be an embedded device with a CMOS processor.

The flash memory device illustrated in FIG. 11 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of flash memories are known to those skilled in the art.

CONCLUSION

In summary, the NROM flash memory cells of the present invention utilize ultra-thin SOI to provide a fully depleted body region. This eliminates the undesirable floating body effects experienced by partially depleted CMOS devices.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is manifestly intended that this invention be limited only by the following claims and equivalents thereof.

What is claimed is:

- 1. A planar NROM transistor comprising:
- an ultra-thin silicon-on-insulator layer having two source/ drain regions separated by a normally fully depleted body region;
- first and second oxide layers, each formed above a different one of the source/drain regions, the first and second oxide layers laterally separated from each other;

7

- a gate insulator formed over the body region and the first and second oxide layers, the gate insulator capable of storing a plurality of charges in different locations of the insulator; and
- a control gate formed on the gate insulator.
- 2. The transistor of claim 1 wherein the gate insulator is an oxide-nitride-oxide composite structure.
- 3. The transistor of claim 1 wherein the gate insulator layer is a composite layer comprised of one of an oxide-nitride-aluminum oxide composite layer, an oxide-alumi- 10 num oxide-oxide composite layer, or an oxide-silicon oxy-carbide-oxide composite layer.
- 4. The transistor of claim 1 wherein the gate insulator layer is a non-composite layer comprised of one of silicon oxides formed by wet oxidation and not annealed, silicon- 15 rich oxides with inclusions of nanoparticles of silicon, silicon oxynitride layers, silicon-rich aluminum oxide insulators, silicon oxycarbide insulators, or silicon oxide insulators with inclusions of nanoparticles of silicon carbide.
- 5. The transistor of claim 1 wherein the gate insulator is 20 comprised of non-stoichiometric single layers of two or more of silicon, nitrogen, aluminum, titanium, tantalum, hafnium, lanthanum, or zirconium.
- **6**. The transistor of claim **1** wherein the transistor has a NAND architecture.
- 7. The transistor of claim 1 wherein the transistor has a NOR architecture.
 - 8. A planar NROM flash memory cell comprising:
 - a substrate comprising an insulator layer and a siliconon-insulator layer that has a thickness less than 100 nm, 30 the silicon-on-insulator layer comprising two source/ drain regions separated by a normally fully depleted body region;
 - first and second oxide layers, each formed above a different one of the source/drain regions, the first and 35 second oxide layers laterally separated from each other;
 - a composite gate insulator formed over the body region and the first and second oxide layers, the gate insulator having a nitride layer capable of storing a first charge in a first location when the cell is operated in a first 40 direction and a second charge in a second location when the cell is operated in a second direction; and
 - a control gate formed on the composite gate insulator.
- 9. The cell of claim 8 wherein the control gate is comprised of a polysilicon material.
- 10. The cell of claim 8 wherein a first source/drain regions operates as a drain region when the cell is operated in the first direction and as a source region when the cell is operated in the second direction.

8

- 11. An electronic system comprising:
- a processor that generates control signals for the system; and
- a memory array coupled to the processor and having a plurality of memory cells comprising:
 - a planar ultra-thin silicon-on-insulator layer having two source/drain regions separated by a normally fully depleted body region;
 - first and second oxide layers, each formed above a different one of the source/drain regions, the first and second oxide layers laterally separated from each other;
 - a gate insulator formed over the body region and the first and second oxide layers, the gate insulator capable of storing a plurality of charges in different locations in the insulator; and
 - a control gate formed on the gate insulator.
- 12. The electronic system of claim 11 wherein the gate insulator is an oxide-nitride-oxide composite structure.
- 13. The electronic system of claim 11 wherein the gate insulator layer is a composite layer comprised of one of an oxide-nitride-aluminum oxide composite layer, an oxide-aluminum oxide-oxide composite layer, or an oxide-silicon oxycarbide-oxide composite layer.
 - 14. The electronic system of claim 11 wherein the gate insulator layer is a non-composite layer comprised of one of silicon oxides formed by wet oxidation and not annealed, silicon-rich oxides with inclusions of nanoparticles of silicon, silicon oxynitride layers, silicon-rich aluminum oxide insulators, silicon oxycarbide insulators, or silicon oxide insulators with inclusions of nanoparticles of silicon carbide.
 - 15. The electronic system of claim 11 wherein the gate insulator is comprised of non-stoichiometric single layers of two or more of silicon, nitrogen, aluminum, titanium, tantalum, hafnium, lanthanum, or zirconium.
 - 16. The electronic system of claim 11 wherein the memory array has a NAND architecture.
 - 17. The electronic system of claim 11 wherein the memory array has a NOR architecture.
 - 18. The electronic system of claim 11 wherein the control gate is comprised of a polysilicon material.
- 19. The electronic system of claim 11 wherein the first source/drain regions operates as a drain region when the cell is operated in a first direction and as a source region when the cell is operated in a second direction.

* * * *