

FIG. 3




FIG. 4B




FIG. 5




FIG. 6A (V)




FIG. 6B (V)




FIG. 6C (V)




FIG. 6D (V)




FIG. 7A
(V)




FIG. 7B
(V)




FIG. 7C
(V)




FIG. 7D
(V)




FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 9




FIG. 10A (v)




FIG. 10B (v)




FIG. 10C (v)




FIG. 10D (v)




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 11D




FIG. 12A




FIG. 12B




FIG. 12C






FIG. 12D



1

FLOATING GATE ANALOG VOLTAGE FEEDBACK CIRCUIT

FIELD OF THE INVENTION

This invention relates to floating gate voltage references, and more specifically to a feedback circuit for stabilizing a floating gate voltage reference in the read mode.

BACKGROUND OF THE INVENTION

Programmable analog floating gate circuits have been used since the early 1980's in applications that only require moderate absolute voltage accuracy over time, e.g. an absolute voltage accuracy of 100–200 mV over time. Such devices are conventionally used to provide long-term non-volatile storage of charge on a floating gate. A floating gate is an island of conductive material that is electrically isolated from a substrate but capacitively coupled to the substrate or to other conductive layers. Typically, a floating gate forms the gate of an MOS transistor that is used to read the level of charge on the floating gate without causing any leakage of charge therefrom.

Various means are known in the art for introducing charge onto a floating gate and for removing the charge from the floating gate. Once the floating gate has been programmed at a particular charge level, it remains at that level essentially permanently, because the floating gate is surrounded by an insulating material which acts as a barrier to discharging of the floating gate. Charge is typically coupled to the floating gate using hot electron injection or electron tunneling. Charge is typically removed from the floating gate by exposure to radiation (UV light, x-rays), avalanched injection, or Fowler-Nordheim electron tunneling. The use of electrons emitted from a cold conductor was first described in an article entitled *Electron Emission in Intense Electric Fields* by R. H. Fowler and Dr. L. Nordheim, Royal Soc. Proc., A, Vol. 119 (1928). Use of this phenomenon in electron tunneling through an oxide layer is described in an article entitled *Fowler-Nordheim Tunneling into Thermally Grown SiO₂* by M. Lanzlinger and E. H. Snow, Journal of Applied Physics, Vol. 40, No. 1 (January, 1969), both of which are incorporated herein by reference. Such analog floating gate circuits have been used, for instance, in digital nonvolatile memory devices and in analog nonvolatile circuits including voltage reference, Vcc sense, and power-on reset circuits.

FIG. 1A is a schematic diagram that illustrates one embodiment of an analog nonvolatile floating gate circuit implemented using two polysilicon layers formed on a substrate and two electron tunneling regions. FIG. 1A illustrates a cross-sectional view of an exemplary prior art programmable voltage reference circuit 70 formed on a substrate 71. Reference circuit 70 comprises a Program electrode formed from a first polysilicon layer (poly1), an Erase electrode formed from a second polysilicon layer (poly2), and an electrically isolated floating gate comprised of a poly1 layer and a poly2 layer connected together at a corner contact 76. Typically, polysilicon layers 1 and 2 are separated from each other by a thick oxide dielectric, with the floating gate fg being completely surrounded by dielectric. The floating gate fg is also the gate of an NMOS transistor TØ shown at 73, with a drain D and a source S that are heavily doped n+ regions in substrate 70, which is P type. (The number zero is also referred to as "0" or Ø herein). The portion of dielectric between the poly1 Program electrode and the floating gate fg, as shown at 74, is a program tunnel

2

region (or "tunnel device") TP, and the portion of dielectric between the poly1 floating gate fg and the poly2 erase electrode, shown at 75, is an erase tunnel region TE. Both tunnel regions have a given capacitance. Since these tunnel regions 74,75 are typically formed in thick oxide dielectric, they are generally referred to as "thick oxide tunneling devices" or "enhanced emission tunneling devices." Such thick oxide tunneling devices enable the floating gate to retain accurate analog voltages in the +/-4 volt range for many years. This relatively high analog voltage retention is made possible by the fact that the electric field in most of the thick dielectric in tunnel regions 74,75 remains very low, even when several volts are applied across the tunnel device. This low field and thick oxide provides a high barrier to charge loss until the field is high enough to cause Fowler-Nordheim tunneling to occur. Finally, reference circuit 70 includes a steering capacitor CC that is the capacitance between floating gate fg and a different n+ region formed in the substrate that is connected to a Cap electrode.

FIG. 1B is a schematic diagram that illustrates a second embodiment of a floating gate circuit 70 that is implemented using three polysilicon layers. The three polysilicon floating gate circuit 70' is similar to the two polysilicon embodiment except that, for example Erase electrode is formed from a third polysilicon layer (poly3). In addition, the floating gate fg is formed entirely from a poly2 layer. Thus, in this embodiment there is no need for a corner contact to be formed between the poly1 layer portion and the poly2 layer portion of floating gate fg, which is required for the two polysilicon layer cell shown in FIG. 1A.

Referring to FIG. 2, shown at 25 is an equivalent circuit diagram for the voltage reference circuit 70 of FIG. 1A and 70' of FIG. 1B. For simplicity, each circuit element of FIG. 2 is identically labeled with its corresponding element in FIGS. 1A and 1B.

Setting reference circuit 70 to a specific voltage level is accomplished using two separate operations. Referring again to FIG. 1A, the floating gate fg is first programmed or "reset" to an off condition. The floating gate fg is then erased or "set" to a specific voltage level. Floating gate fg is reset by programming it to a net negative voltage, which turns off transistor TØ. This programming is done by holding the Program electrode low and ramping the n+ bottom plate of the relatively large steering capacitor CC to 15 to 20V via the Cap electrode. Steering capacitor CC couples the floating gate fg high, which causes electrons to tunnel through the thick oxide at 74 from the poly1 Program electrode to the floating gate fg. This results in a net negative charge on floating gate fg. When the bottom plate of steering capacitor CC is returned to ground, this couples floating gate fg negative, i.e., below ground, which turns off the NMOS transistor TØ.

To set reference circuit 70 to a specific voltage level, the n+ bottom plate of steering capacitor CC, the Cap electrode, is held at ground while the Erase electrode is ramped to a high voltage, i.e., 12 to 20V. Tunneling of electrons from floating gate fg to the poly2 Erase electrode through the thick oxide at 75 begins when the voltage across tunnel device TE reaches a certain voltage, which is typically approximately 11V. This tunneling of electrons from the fg through tunnel device TE increases the voltage of floating gate fg. The voltage on floating gate fg then "follows" the voltage ramp coupled to the poly2 Erase electrode, but at a voltage level offset by about 11V below the voltage on the Erase electrode. When the voltage on floating gate fg reaches the desired set level, the voltage ramp on poly2 Erase electrode is stopped and then pulled back down to

ground. This leaves the voltage on floating gate fg set at approximately the desired voltage level.

As indicated above, reference circuit 70 meets the requirements for voltage reference applications where approximately 200 mV accuracy is sufficient. The accuracy of circuit 70 is limited for two reasons. First, the potential on floating gate fg shifts down about 100 mV to 200 mV after it is set due to the capacitance of erase tunnel device TE which couples floating gate fg down when the poly2 Erase electrode is pulled down from a high voltage to 0V. The amount of this change depends on the ratio of the capacitance of erase tunnel device TE to the rest of the capacitance of floating gate fg (mostly due to steering capacitor CC), as well as the magnitude of the change in voltage on the poly2 Erase electrode. This voltage "offset" is well defined and predictable, but always occurs in such prior art voltage reference circuits because the capacitance of erase tunnel device TE cannot be zero. Second, the accuracy of circuit 70 is also limited because the potential of floating gate fg changes another 100 mV to 200 mV over time after it is set due to various factors, including detrapping of the tunnel devices and dielectric relaxation of all the floating gate fg capacitors.

An analog voltage reference storage device that uses a floating gate is described in U.S. Pat. No. 5,166,562 and teaches the uses of hot electron injection for injecting electrons onto the floating gate and electron tunneling for removing electrons from the floating gate. The floating gate is programmed by controlling the current of the hot electron injected electrons after an erase step has set the floating gate to an initial voltage. See also U.S. Pat. No. 4,953,928. Although this method of programming the charge on a floating gate is more accurate than earlier analog voltage reference circuits including a floating gate, the level of accuracy is still on the order of 50 mV to 200 mV.

Prior art floating gate storage devices have sometimes used dual conduction of Fowler-Nordheim tunnel devices, i.e., wherein both the program and erase tunnel elements in a floating gate device are caused to conduct simultaneously in order to provide the coupling of charge onto the floating gate. However, this method has only been used in digital circuits to program the floating gate to either a "1" condition or a "0" condition to provide memory storage. The precise charge on the floating gate in such applications is not of concern and so is not precisely controlled in such circuits. According to the prior art, such dual conduction digital programming of a floating gate is considered to be a less efficient and desirable way than generating electron conduction through a single tunnel element to control the level of charge on a floating gate. Known disadvantages of dual conduction digital programming of a floating gate include the fact that a larger total voltage is required to provide dual conduction and tunnel oxide trap-up is faster because more tunnel current is required.

An example of a prior art analog nonvolatile floating gate circuit that uses dual conduction of electrons for adding and removing electrons from a floating gate is disclosed in U.S. Pat. No. 5,059,920, wherein the floating gate provides an adaptable offset voltage input for a CMOS amplifier. In this device, however, only one Fowler-Nordheim tunnel device is used. The electrons are injected onto the floating gate using hot electron injection, while Fowler-Nordheim electron tunneling is used to remove electrons from the floating gate, so as to accurately control the charge on the floating gate. This means of injecting electrons onto the floating gate is used because the charge transfer is a controlled function of the voltage on the floating gate. Another example of a

prior art dual conduction floating gate circuit is disclosed in U.S. Pat. No. 5,986,927. A key problem with such prior art devices is that they do not compensate for common-mode voltage and current offsets, common-mode temperature effects, and mechanical and thermal stress effects in the integrated circuit.

Applications that require increased absolute voltage accuracy generally use a bandgap voltage reference. A bandgap voltage reference typically provides approximately 25 mV absolute accuracy over time and temperature, but can be configured to provide increased accuracy by laser trimming or E² digital trimming at test. While a bandgap voltage reference provides greater accuracy and increased stability over the prior art voltage reference circuits discussed above, a bandgap voltage reference only provides a fixed voltage of about 1.2V. Therefore, additional circuitry, such as an amplifier with fixed gain, is needed to provide other reference voltage levels. Moreover, prior art bandgap voltage references typically draw a relatively significant current, i.e., greater than 10 μ A.

What is needed is an analog programmable voltage reference circuit that can be quickly and accurately set to any analog voltage without the need for additional amplification and that provides improved stability and accuracy over time and temperature as compared to prior art voltage references and which can subsequently be used during a read mode to generate a voltage reference that is precisely the same value as the input analog voltage. It is also desirable that the improved stability and accuracy be obtained in a voltage reference circuit that draws significantly less current than prior art voltage references. In such a voltage reference circuit, analog feedback is needed during a read mode to enable the circuit to stabilize to a steady state condition such that a stable and highly accurate reference voltage is generated at an output. The present invention provides this needed feedback circuit.

SUMMARY OF THE INVENTION

The present invention is a floating gate circuit, comprising: a) a first floating gate having a first charge stored thereon; b) a second floating gate having a second charge stored thereon, wherein the difference in charge level between said first and second floating gates is a predetermined function of an input set voltage that is capacitively coupled to said first floating gate during a set mode; c) a first circuit coupled between said first and second floating gates for causing the voltage on said first floating gate to be compared to the voltage on said second floating gate during a read mode and for generating an output voltage; and d) a feedback circuit for capacitively coupling said first circuit to said first floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition such that said output voltage is a predetermined function of said input set voltage. Preferably the output voltage generated is approximately equal to the input set voltage.

In another embodiment, the present invention is a floating gate circuit comprising: a) a single floating gate having a charge stored thereon during a set mode that is a function of an input set voltage; b) a first circuit coupled to said floating gate for comparing the voltage on said floating gate to a first voltage during a read mode and for generating an output voltage; and c) a feedback circuit for a capacitively coupling said first circuit to said floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition such that said output voltage is a predetermined function of said input set voltage. In this embodiment, the

output voltage generated in the read mode is approximately equal to the negative of the input voltage used to set the floating gate during the set mode.

An object of the present invention is to provide analog feedback in a floating gate circuit during the read mode, such that a reference voltage is generated that has an improved accuracy and stability over prior art voltage references.

A key advantage of the present invention is that a reference voltage can be generated using the present invention that has an improved accuracy over prior art floating gate voltage references by more than a factor of 100.

Another key advantage of the present invention is that without the need for using laser trimming or E² digital trimming, a reference voltage can be generated using the present invention that has an improved accuracy over band-gap voltage references by a factor of 10 to 50, while drawing less power by a factor of more than 10.

BRIEF DESCRIPTION OF THE DRAWINGS

The forgoing aspects and attendant advantages of the present invention will become more readily appreciated by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

FIG. 1A is a schematic diagram that illustrates a cross-sectional view of a prior art programmable floating gate circuit formed from two polysilicon layers;

FIG. 1B is a similar prior art floating gate circuit formed from three polysilicon layers;

FIG. 2 is an equivalent circuit diagram for the reference circuit illustrated in FIGS. 1A and 1B;

FIG. 3 is a circuit diagram of a differential single floating gate circuit according to one embodiment of a high precision circuit for programming a floating gate;

FIG. 4A is a circuit diagram of a differential dual floating gate circuit according to another embodiment of a high precision circuit for programming a floating gate;

FIG. 4B is a combined schematic and block diagram illustrating a single floating gate circuit coupled to the dual floating gate circuit, during a set mode;

FIG. 5 is a flow diagram illustrating a method for setting a floating gate using the single floating gate circuit;

FIGS. 6A–6D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 5;

FIGS. 7A–7D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 5;

FIGS. 8A–8D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 5;

FIG. 9 is a flow diagram illustrating a method for setting a floating gate using the differential dual floating gate circuit;

FIGS. 10A–10D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 9;

FIGS. 11A–11D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 9;

FIGS. 12A–12D illustrate various voltage waveforms vs. time for a specific implementation of the method of FIG. 9;

FIG. 13 illustrates a preferred embodiment of the present invention in a dual floating gate circuit in a read mode; and

FIG. 14 illustrates another embodiment of the present invention in a single floating gate circuit during a read mode.

DETAILED DESCRIPTION OF THE INVENTION

An understanding of the floating gate circuits in FIGS. 3 and 4A and how the floating gates in these circuits are

programmed is useful in understanding the present invention. Therefore, the circuits in FIGS. 3 and 4A are discussed first. FIG. 3 is a circuit diagram of a differential single floating gate circuit 30 according to the present invention for accurately setting a floating gate to an analog voltage during a high voltage set mode or set cycle. FIG. 4A is a circuit diagram of a differential dual floating gate circuit 40 according to another embodiment of the present invention. Circuit 40 is also used to accurately set a floating gate to an analog voltage during a high voltage set mode. Once the analog voltage level is set, both circuit 30 and circuit 40 can then be configured during a read mode as a precise voltage comparator circuit with a built-in voltage reference or a precise voltage reference circuit. Circuit 30 and circuit 40 are preferably implemented as an integrated circuit manufactured using industry standard CMOS processing techniques. Since the sequence used during the set mode is similar for both circuits, circuit 30 and the method for programming a floating gate using circuit 30 will be described first.

Circuit 30 comprises a floating gate $fg\emptyset$ at a node 2 that, at the conclusion of a set mode, is set to a voltage that is a function of, and preferably is equal to an input set voltage $V_{set\emptyset}$ received at an input terminal 300 coupled to a node 1. This set mode may be instituted at the factory to cause floating gate $fg\emptyset$ to be set to a desired voltage. Alternatively, a later user of circuit 30 can cause circuit 30 to enter a set mode wherever the user wishes to update the voltage on $fg\emptyset$ as a function of the $V_{set\emptyset}$ voltage input by the user during this later, or in the field, set mode operation. Circuit 30 further comprises a circuit 310 that includes: a programming tunnel device $TP\emptyset$ formed between floating gate $fg\emptyset$ and a programming electrode $Ep\emptyset$, at a node 3; an erase tunnel device $Te\emptyset$ formed between floating gate $fg\emptyset$ and an erase electrode $Ee\emptyset$, at a node 4; and a steering capacitor $C1$ coupled between floating gate $fg\emptyset$ and a node 5.

Preferably, programming electrode $Ep\emptyset$ receives a negative voltage during the set mode, and erase electrode $Ee\emptyset$ receives a positive voltage during the set mode. Moreover, $Tp\emptyset$ and $Te\emptyset$ are Fowler-Nordheim tunnel devices that are reasonably well matched by layout. The bottom plate of steering capacitor $C1$ is coupled to a predetermined voltage during the set mode that is preferably ground $g1$. Steering capacitor $C1$ is used to provide a stable ground reference for floating gate $fg\emptyset$.

Setting $fg\emptyset$ to a specific charge level during the set mode, which corresponds to a specific voltage at node 2, is achieved by taking $Ep\emptyset$ negative and $Ee\emptyset$ positive, such that the voltage at node 4 minus the voltage at node 3 is two tunnel voltages or approximately 22V. An alternative is to take $Ep\emptyset$ negative and $Ee\emptyset$ positive such that approximately 5 nA of current flows from node 4 to node 3. In either case, both tunnel devices are conducting, i.e., the tunnel devices are in “dual conduction.” By operating in dual conduction, the voltage on the floating gate $fg\emptyset$ can stabilize at a DC voltage level for as long a time as needed for Circuit 30 to settle to a very precise and accurate level. Operating two Fowler-Nordham tunneling devices in dual conduction is key to making it possible to set the floating gate $fg\emptyset$ voltage very accurately using either on-chip circuitry or test equipment off-chip.

In dual conduction, the tunnel devices, $Te\emptyset$ and $Tp\emptyset$, which are reasonably well matched as a result of their chip layout, will modify the charge level on the floating gate $fg\emptyset$ so as to divide the voltage between nodes 4 and 3 in half. Thus, the floating gate voltage, i.e., the voltage at node

2, will be $V_{fg\emptyset} = V_{node3} + (V_{node3} - V_{node3})/2$, which is half way between the voltage at node 4 and the voltage at node 3. Under these conditions, the dual conduction current can typically charge or discharge node 2, which typically has less than 5 pF capacitance, in less than 1 mSec. As this occurs, the floating gate voltage “tracks” directly with the voltage at nodes 3 and 4 and settles to a DC voltage that is half way between those two voltages in a few mSec. Accordingly, $V_{fg\emptyset}$ can be set to a positive or a negative voltage or zero volts depending upon the voltages at electrodes Ea and Ep \emptyset . For example, if the tunnel voltage is approximately 11V for the erase and program tunnel devices Te \emptyset and Tp \emptyset , and the voltage at electrode Ee \emptyset is set to about +16V and the voltage at electrode Ep \emptyset is about -6V, then $V_{fg\emptyset}$ will settle at about +5V, which is the midpoint between the two voltages. If the voltage at electrode Ee \emptyset is set to about +11V and the voltage at electrode Ep \emptyset is about -11V, then $V_{fg\emptyset}$ will go to about 0V. If the voltage at electrode Ee \emptyset is set to about +6V and the voltage at electrode Ep \emptyset is about -16V, then $V_{fg\emptyset}$ will go to about -5V.

Note that, in a preferred embodiment, a specific voltage is not generated at node 3 during the set mode. The voltage used to control the charge level on floating gate fg \emptyset is the voltage at node 4. A current source Ip \emptyset , which is preferably implemented as a charge pump, provides the necessary voltage compliance to generate a negative voltage sufficient to generate the voltage difference required to produce dual conduction tunneling in tunnel devices Te \emptyset and Tp \emptyset .

Circuit 30 further includes a circuit 320 that compares $V_{fg\emptyset}$, the voltage on the floating gate fg \emptyset , with the voltage at node 1 and generates an output voltage Vout, at a node 6, that is a function of the difference between Vset \emptyset and the voltage at node 1. Circuit 320 preferably includes a differential amplifier (or differential stage) 322 that is preferably configured to have an inverting input coupled to floating gate fg \emptyset , a non-inverting input coupled to node 1, and an output at a node 7. Circuit 320 preferably further includes a gain stage 324 with an input coupled to node 7 and an output terminal 326, at node 6. The differential stage compares the voltages received at its inputs and amplifies that difference, typically by a factor of 50 to 100. The gain stage then further amplifies that difference by another factor of 50 to 100. Moreover at the conclusion of the set mode, circuit 320 ideally settles to a steady state condition such that $V_{fg\emptyset} = V_{set\emptyset}$.

Referring again to FIG. 3, the differential stage 322 preferably includes enhancement mode transistors T1, T2, T3 and T4. Transistors T1 and T2 are preferably NMOS transistors that are reasonably well matched by layout, and transistors T3 and T4 are preferably PMOS transistors that are reasonably well matched by layout. The sources of NMOS transistors T1 and T2 are coupled together at a node 8. The drain of NMOS transistor T1 is coupled to a node 9, and its gate is floating gate fg \emptyset . The drain of NMOS transistor T2 is coupled to node 7, and its gate is coupled to node 1. PMOS transistor T3 is coupled common drain, common gate, to node 9, with its source coupled to node 10. The gate of PMOS transistor T4 is coupled to node 9. Its drain is coupled to node 7, and its source is coupled to node 10. A voltage supply Vcc, typically 3 to 5 volts, is coupled to node 10, and a current source It \emptyset is coupled between node 8 and ground g1 to cause transistors T1, T2, T3 and T4 to operate in either the prethreshold or linear region during the set mode. Current source It \emptyset can be implemented using any number of conventional circuits.

One benefit provided by differential stage 322 is that temperature and stress effects track in transistors T1-T4

because the temperature coefficient Tc of these transistors is approximately the same. That is, any variation in the temperature of the integrated circuit chip on which a floating gate circuit according to the present invention is implemented will have the same effect on transistors T1-T4, such that differential stage 322 is in a balanced condition essentially independent of temperature. Similarly, mechanical and thermal stress effects are also common-mode and so their effects are also greatly reduced.

The gain stage 324 preferably includes a PMOS pull-up transistor T5 biased by Vcc, and includes a current source pull-down load Ig \emptyset . The source of transistor T5 is coupled to node 10. Its gate is coupled to the differential stage PMOS pull-up T4 at node 7, and its drain is coupled to node 6. Current source pull-down load Ig \emptyset is coupled between node 6 and ground g1. The gain stage 324 also preferably includes a compensation capacitor C2 coupled between nodes 6 and 7. Current source pull-down load Ig \emptyset is preferably an active load using an NMOS current mirror or a depletion device. Using an active current source with relatively high output resistance, the gain stage 324 can provide a voltage gain of about 100. The output swing of the gain stage 324 is nearly full rail from ground to Vcc. Stability and response of this circuit can be easily adjusted for various processes using compensation capacitor C2. In this configuration, transistor T5 provides good current sourcing capacity, but current sinking is limited to the current in the current source pull-down Ig \emptyset . Therefore, the current in Ig \emptyset should be greater than the pull-up current required by the load on Vout so that the gain stage 324 is capable of adequately controlling Vout, at node 6, by sinking all of the current that flows to node 6.

Circuit 320 further operates in the following manner during the set mode. When biased by Vcc and current source It \emptyset , T1 senses $V_{fg\emptyset}$ relative to input set voltage Vset \emptyset (300), which is sensed by transistor T2, and the amplified difference appears as Vout at node 6. If $V_{fg\emptyset}$ is initially less than Vset \emptyset , T2 is turned on more than T1, and the current flow through T2 (and through T4 since they are connected in series) is initially greater than the current flow through T1 (and correspondingly T3). The gate of the pull up transistor T3 is tied to the drain of T3 and also to the gate of pullup transistor T4, which makes the current in T4 a mirror of the current in T3. When more current flows through T4 than T3, the voltage, V7, on node 7 drops below the voltage, V9, on node 9. The lower voltage on node 7 causes the current through T5 to increase which pulls Vout high. The voltage gain of the differential stage 322 is typically about 80 and the voltage gain of the output stage 324 is about 100, giving an overall gain from Vset \emptyset to Vout of about 8000. A negative feedback path or loop from Vout to the inverting input fg \emptyset is necessary for the differential circuit 320 to settle at the point where the voltage on fg \emptyset is equal to Vset \emptyset . During the set mode, this feedback path is provided by tunnel devices TF \emptyset , Te \emptyset and transistors T6 and T7, as described in the next section. When Vout goes high, the negative feedback path pulls $V_{fg\emptyset}$ higher. As $V_{fg\emptyset}$ rises, the current in T1 increases until it matches the current in T2. At this point, the differential circuit 320 settles to a steady state condition where the currents in transistors T1, T2, T3, and T4 match, and $V_{fg\emptyset} = V_{set\emptyset}$.

Those skilled in the art will realize that circuit 320 can be implemented using PMOS transistors for T1 and T2 and NMOS transistors for T3 and T4. For this implementation, the gain stage 324 comprises an NMOS pull-down transistor T5 coupled to a current source pull-up load Ig \emptyset .

Circuit 30 also includes a feedback loop coupled between nodes 6 and 2. During the set mode, this feedback loop

causes the voltage differential between tunnel electrodes $Ee\emptyset$ and $Ep\emptyset$ to be modified by modifying the voltage at node **4** as a function of the output voltage at node **6**. The feedback loop preferably comprises a level shift circuit that is preferably a tunnel device $TF\emptyset$ formed between node **6** and a node **11** and a transistor **T7**, preferably an NMOS transistor, coupled common gate, common drain to a node **12**, with its source coupled to node **11**. Also included in the feedback loop is a transistor **T6**, preferably an NMOS transistor, having its gate coupled to node **12**, its source coupled to node **4**, and thereby to erase tunnel device $Te\emptyset$, and its drain coupled to a node **13**.

As earlier indicated, the maximum output of the gain stage is approximately V_{cc} . However, this is not high enough to drive V_{fb} at node **12** directly, because V_{fb} typically needs to go to about 14 to 19 volts, which is well above the usual 3 to 5 volt V_{cc} supply level. The level shift circuit $TF\emptyset$ and **T7** shifts the relatively low output voltage at node **6** (V_{out}) up to the desired 14 to 19 volt range. Preferably, $TF\emptyset$ and $Te\emptyset$ are reasonably well matched by layout and transistors **T6** and **T7** are reasonably well matched by layout. Under these conditions, when the same tunnel current flows through both $TF\emptyset$ and $Te\emptyset$, the level shift tracks the erase tunnel voltage as measured by the voltage drop from node **4** to node **2**, which drives the gate of transistor **T1** ($fg\emptyset$) to the same voltage as the voltage on the gate of transistor **T2** ($V_{set\emptyset}$) when circuit **320** settles. This adds to the improved setting accuracy of the circuit.

One advantage of having the level shift track the erase tunnel voltage is that, as the voltage necessary to create tunneling changes, due to charge trapping in the dielectric as more and more set cycles are performed, output voltage V_{out} continues to follow the input set voltage $V_{set\emptyset}$ and operate in the same voltage range. Another advantage is that when the output voltage V_{out} is not quite equal to the input set voltage $V_{set\emptyset}$, the error introduced by the finite gain of circuit **320** is very small. For example, if circuit **320** has a gain of 10,000 and V_{out} is 1 volt lower than $V_{set\emptyset}$ and $V_{fg\emptyset}$ when circuit **30** settles, $V_{fg\emptyset}$ will have an error of 1V/10,000, or only 0.1 mV.

Circuit **30** also preferably includes current sources **I2** and $Ip\emptyset$, and a capacitor $Cp\emptyset$. Current source **I2** is coupled between node **12** and a high voltage supply $HV+$ at node **13** for establishing V_{fb} at the beginning of the set mode and for providing tunnel current through $TF\emptyset$. Current source **I2** can be implemented using any number of conventional methods. However, current source **I2** is preferably a current regulator that is biased by $HV+$, such as a current mirror comprising P-Channel devices that operate in the prethreshold region. In this manner, current source **I2** will automatically go to whatever positive voltage needed at node **12** to establish the tunnel current through tunnel device $TF\emptyset$. Current source **I2** preferably generates a current that is about the same as $Ip\emptyset$. This means the current through tunnel device $TF\emptyset$ is about the same as the current through tunnel devices $Te\emptyset$ and $Tp\emptyset$.

Current source $Ip\emptyset$ is coupled between node **3** and ground $g1$. Current source $Ip\emptyset$ is preferably a P-Channel charge pump that is used as a negative current source to pump a controlled tunnel current out of programming tunnel device $Tp\emptyset$. As mentioned above, since $Ip\emptyset$ is a current source, it functions to automatically goes to whatever negative voltage at node **3** that is needed to establish the tunnel current at the desired level. Current source $Ip\emptyset$ has sufficient voltage compliance to provide this negative voltage. Moreover, once the current through the tunnel devices is established, the voltage across the tunnel devices is also well defined by their Fowler-Nordheim characteristics. Therefore, current source

$Ip\emptyset$ produces V_p , the voltage at node **3**, by controlling the current through tunnel device $Tp\emptyset$. Using a current source $Ip\emptyset$ is the preferred way to assure that tunnel devices $Te\emptyset$ and $Tp\emptyset$ are operating at a current level that is high enough to allow dual conduction and to allow the feedback circuit to work, but low enough to avoid excessive current flow which damages the tunnel devices. Capacitor $Cp\emptyset$ controls the discharge of current through the tunnel devices when, as explained in more detail below, $Ip\emptyset$ is shut down at the conclusion of the set mode.

Those skilled in the art will realize that V_p can also be produced using a fixed voltage supply that is about 24 to 30 volts below V_{fb} . However, this topology should be used with caution because the current in Fowler-Nordheim tunnel devices varies exponentially with the applied voltage. In particular, very high current will flow through the tunnel devices if the voltage differential is too high, and extremely low current may flow if the voltage differential is too low. Very high currents will damage or "wear out" the tunnel devices due to rapid charge trapping in the dielectric, and if the tunnel current is too low, the feedback circuit will not be able to tunnel charge onto or off of $fg\emptyset$, and thus will not be able to control the voltage on $fg\emptyset$. Moreover, it is also possible to connect V_{fb} to a current source and connect V_p to the feedback circuit such that V_p controls the voltage on $fg\emptyset$. However, this would require the feedback circuit to produce a controlled negative voltage, which is more difficult to integrate in a standard CMOS process.

FIG. **5** is a flow diagram illustrating a method **50** for setting a floating gate that may be implemented during a set mode, for instance, by circuit **30** of FIG. **3**. FIGS. **6A-8D** illustrate voltage waveforms for V_{out} , V_p , V_{fb} , $V_{fg\emptyset}$ and $V_{set\emptyset}$, for the specific implementation of method **50** discussed below relative to those figures. Each of the four waveforms shown in FIGS. **6-8** are the same, only the voltage axes of some of these waveforms are modified to illustrate specific details. In the circuit implementation illustrated in FIGS. **6A-8D**: $V_{set\emptyset}=4.00V$; $V_{cc}=+5V$, $HV+$ is about 22V, $Ip\emptyset$ is about 6 nA, **I2** is about 6 nA, $It\emptyset$ is about 5 nA; and $Ig\emptyset$ is about 20 nA.

At step **51**, circuit **30** is powered up at the beginning of the set mode, which is illustrated in FIGS. **6-8** as time t_0 , and at some point thereafter receives input set voltage $V_{set\emptyset}$. FIGS. **6-8** further illustrate $V_{set\emptyset}$ being held at a constant voltage of 4.00V. In addition V_{cc} is set to +5V, $HV+$ is ramped up to a high positive voltage of about +22V, which turns on **I2**, and current source $Ip\emptyset$ is turned on to enable this current source to begin generating its corresponding current. Thereafter, according to the preferred implementation of the remaining steps **52-56** of method **50**, circuit **30** can set $V_{fg\emptyset}$ to within about 0.5 mV of $V_{set\emptyset}$ in about 30 mSec, as illustrated in FIGS. **6-8**.

At step **52**, circuit **30** causes tunnel devices $Te\emptyset$ and $Tp\emptyset$ to operate in a dual conduction mode under the control of the voltage differential between the erase and programming electrodes $Ee\emptyset$ and $Ep\emptyset$, respectively, for modifying the charge level on floating gate $fg\emptyset$. Dual conduction occurs when tunnel current flows through both $Te\emptyset$ and $Tp\emptyset$. Tunnel current flows through $Te\emptyset$ and $Tp\emptyset$ when the voltage differential between the erase and programming electrodes is at least two tunnel voltages or approximately 22V as discussed earlier.

Preferably, circuit **30** causes dual conduction in the following manner. Current source **I2** pulls node **12**, V_{fb} , up relatively quickly to about +18V. V_{fb} (node **12**) turns on transistor **T6**, which pulls $Ve\emptyset$ (node **4**) to one V_t below

11

V_{fb}. Charge pump Ip₀ gradually charges capacitor Cp₀ and ramps V_p (node 3) down to a negative voltage of about -11V in about 2 mSec. Once V_p ramps down to the point where the difference between V_{e0} and V_p is at least two tunnel voltages, tunnel current flows through both tunnel devices Te₀ and Tp₀, under the control of Ip₀, and Vfg₀ is controlled directly by V_{fb}. 12 continues to pull up V_{fb} until V_{fb} reaches V_{out} + 1TV + 1Vt, where 1TV is the tunnel voltage across tunnel device TF₀, and 1Vt is the threshold voltage of transistor T7. When at least one tunnel voltage exists across TF₀ tunnel current flows through TF₀, and TF₀ and T7 act as level shift devices such that V_{fb} is controlled directly by V_{out}. At step 53, circuit 30 compares Vfg₀ with Vset₀ and generates an output voltage V_{out} that is a function of the difference between Vfg₀ and Vset₀. Circuit 30 then, at step 55, causes the voltage differential between V_{fb} and V_p to be modified as a function of V_{out}, by modifying V_{fb}, and circuit 30 repeats steps 52 through 55 until circuit 30 settles to a steady state condition, at step 54, where Vfg₀ is approximately equal to Vset₀. At this point circuit 30 is powered down, at step 56. As a result of method 50, fg₀ is set to a charge level that will remain essentially the same over time.

The voltage waveforms of FIGS. 6A-8D illustrate how circuit 30 functions during steps 52 through 55. Dual conduction occurs after about 0.5 mSec, which is illustrated as time t₁ in FIGS. 6A-8D. Prior to time t₁, V_{out}=0V, V_{fb} is pulled up by I2, and Vfg₀ is not controlled by V_{fb}. However, once tunnel current is flowing through Te₀, Tp₀ and TF₀ at time t₁: the differential stage senses that Vfg₀ is not equal to Vset₀; V_{out} is a function of the difference between Vfg₀ and Vset₀; V_{fb} follows V_{out}; and Vfg₀ follows V_{fb}. For about the next 2.5 mSec, which is illustrated as time t₁, to time t₂ in FIGS. 6A-8D, Vfg₀ oscillates above and below Vset₀ as V_{fb} moves up and down as a function of the negative feedback loop.

At the beginning of this oscillation period at time t), it can be seen in FIG. 6D that Vfg₀ is below Vset₀. Thus, transistor T1 is OFF and transistor T2 is ON, which pulls down node 7. This turns on transistor T5, which quickly pulls up V_{out} from zero volts, as illustrated in FIG. 6A. Since tunnel current is flowing through TF₀, TF₀ and T7 act as level shifters such that V_{fb} pulls up 1TV and 1Vt above V_{out}. V_{fb} then pulls up Vfg₀ through tunnel device Te₀. Since V_p is continuing to ramp down to a predetermined negative voltage, Vfg₀ is pulled greater than Vset₀ after about 1 mSec. At that point, the differential stage 322 senses that Vfg₀ is greater than Vset₀, and the gain stage 324 amplifies that difference, quickly pulling V_{out} low, which pulls V_{fb} low and pulls Vfg₀ back down low. When Vfg₀ is approximately equal to Vset₀, circuit 320 ceases to oscillate except for some noise coupled to circuit 320 from the charge pump Ip₀, as best shown in FIGS. 7A-8D beginning at time t₂.

Beginning at time t₁, current source Ig₀ in the gain stage 324 produces a current that is much larger than that generated by current source I2. Therefore, the gain stage 324 is able control V_{out} by sinking all the current from I2 that flows through T7 and TF₀ to V_{out}. In addition, the compensation capacitor C2 in the gain stage 324 is made large enough to assure the feedback loop is stable and settles in less than about 1 mSec. The level shift in V_{fb} caused by the Vt across T7 approximately matches the voltage drop in T6. The level shift in V_{fb} caused by the tunnel voltage across TF₀ approximately matches the voltage drop across tunnel device Te₀, so that when the differential and gain stages settle, Vfg₀ and V_{out} are about the same. This can be seen

12

in FIG. 8D where V_{out} settles to within about 30 mV of Vfg₀, beginning at time t₂. This 30 mV difference is generated by noise coupled to Ig₀ from the Ip₀ current source. Specifically, negative charge pump Ip₀, which pumps charge from the program tunnel device Tp₀, produces noise on V_p. This noise is coupled to floating gate Ig₀ through program tunnel device capacitance Cp₀. The noise on V_p cannot be seen in the V_p waveform in FIG. 8B because the voltage axis is shown in volts, whereas the voltage axis for the Vfg₀ vs. Vset₀ waveform is shown in millivolts.

Referring again to FIG. 5, once circuit 30 settles at step 54 such that Vfg₀ is approximately Vset₀, circuit 30 is powered down at step 56. Powering down circuit 30 ramps V_{fb} and V_p toward ground as seen beginning at t₃ in FIGS. 7B, 7C, 8B and 8C. Step 56 may be performed by simply concurrently shutting off the charge pump Ip₀ and HV+, and thereby current source I2, at time t₃. However, this may significantly impact Vfg₀ once V_{fb} and V_p have ramped back to 0V. As explained above, noise from Ip₀ limits the accuracy of setting Vfg₀ equal to Vset₀ when the negative charge pump that generates V_p is ON. This means Vfg₀ may not be equal to Vset₀ at the beginning of the ramping of V_{fb} and V_p to ground. If Vfg₀ is not equal to Vset₀ when this ramp down begins, then Vfg₀ will not equal Vset₀ after V_p and V_{fb} reach 0V. Moreover, during the ramp down, the current that continues to flow through tunnel devices Te₀ and Tp₀ is typically not the same. This further affects the final charge level on floating gate fg₀.

To overcome this limitation and thereby maintain the same charge level on floating gate fg₀ during the ramping of V_{fb} and V_p to ground, the current in the erase and program tunnel devices must be the same during this time. In order to maintain the same current in both tunnel devices, the voltage across each of the tunnel devices must be the same, which means V_{fb} must ramp down to 0V at the same rate as V_p ramps up to 0V. Also the tunnel device characteristics must be well matched.

Accordingly, circuit 30 should be powered down, at step 56, in the following preferred manner. Once circuit 320 and the feedback circuit have stabilized for a time and it is clear that further accuracy to setting Vfg₀ is limited primarily by the charge pump noise, shown beginning at t₂, Ip₀ is shut off at t₃ to eliminate the pump noise. However, HV+, and thereby current source I2, are left on such that the feedback circuit is still active and continues to control V_{fb}. At the point when the negative charge pump is shut off, tunnel current continues to flow through Te₀ and Tp₀ as Cp₀ discharges, which pulls up V_p back towards 0V. This tunnel current and the capacitance Cp₀ determine the ramp rate on V_p. As V_p ramps up, the voltage on floating gate fg₀ is capacitively coupled upwards. Circuit 320 senses Vfg₀ moving upwards and ramps V_{fb} down towards 0V through the feedback circuit. As V_{fb} ramps down and V_p ramps up, the tunnel current in tunnel devices Te₀ and Tp₀ decreases rapidly due to the steep slope of their Fowler-Nordheim tunnel device characteristics. Since feedback response time depends directly on the current in the erase tunnel device, the feedback circuit response slows down as V_{fb} ramps down. As the tunnel current decreases, both the ramp rate and feedback response times slow down and Vfg₀ gradually moves closer to Vset₀. For instance, FIG. 8D shows that Vfg₀ has converged to within about 0.5 mV of Vset₀ for a set mode time of 30 mSec, and Vfg₀ may be set even more accurately by allowing a ramp down time of greater than 30 mV. After Vfg₀ is allowed to converge on Vset₀ for an amount of time determined by the level of accuracy desired,

the HV+ voltage supply and thereby the I2 current source can be shut off, for instance at t_4 , without affecting the charge on $fg\emptyset$. Moreover, Vcc may be shut off. In other words, once $Vfg\emptyset$ is detected as being within a predetermined threshold level of $Vset\emptyset$, a steady state condition has been reached and power to circuit 30 can be shut off without affecting the value of $Vfg\emptyset$.

It is important that the response of the feedback circuit is slow enough to assure $Vfg\emptyset$ is always slightly above $Vset\emptyset$ so circuit 320 and the feedback circuit continue to ramp $Vefb$ down. If $Vfg\emptyset$ goes below $Vset\emptyset$ and the feedback switches the direction $Vefb$ is ramping, the feedback system will start to oscillate very slowly and $Vfg\emptyset$ will diverge from $Vset\emptyset$ instead of converge towards $Vset\emptyset$. After $Vefb$ and Vp have ramped a few volts towards $\emptyset V$ and $Vfg\emptyset$ is very close to $Vset\emptyset$, $Vefb$ and Vp can be ramped to $\emptyset V$ quickly, as illustrated at time t_4 in FIGS. 6B and 6C, by shutting off HV+ because the current in $Te\emptyset$ and $Tp\emptyset$ is so low it no longer affects the charge on the floating gate $fg\emptyset$. $Cp\emptyset$ must be carefully set to assure that as Vp rises to $\emptyset V$, the feedback path through the differential stage 322, gain stage 324, $TF\emptyset$ level shift and $Te\emptyset$ devices to floating gate $fg\emptyset$ is able to ramp down $Vefb$ and move $Vfg\emptyset$ closer and closer to $Vset\emptyset$. If $Cp\emptyset$ is too small: Vp rises very quickly; the delay through the feedback path causes $Vefb$ to ramp down too slowly; and $Vfg\emptyset$ will rise above $Vset\emptyset$ instead of converging towards $Vset\emptyset$. If $Cp\emptyset$ is too large, the response of the feedback path is too fast and $Vefb$ is ramped down too much, such that $Vfg\emptyset$ may undershoot which causes the circuit to oscillate slowly. If circuit 320 is allowed to oscillate, $Vfg\emptyset$ will tend to diverge instead of converge towards $Vset\emptyset$. Accordingly, $Cp\emptyset$ is designed such that the feedback response time is slightly slower than the discharge rate of $Cp\emptyset$. Preferably $Cp\emptyset$ should be set at about 2.4 pf.

At the end of the set mode, at time t_4 , floating gate $Ig\emptyset$ will then continue to indefinitely store the charge level programmed on floating gate $Ig\emptyset$ during the set mode, subject to possible charge loss, e.g., due to detrapping of electrons or dielectric relaxation over time, without any external power being supplied to circuit 30. In addition, although in the example illustrated above $Vfg\emptyset$ was set to be equal to $Vset\emptyset$, those of ordinary skill in the art will realize that in another embodiment of the present invention, circuit 30 can be configured such that $Vfg\emptyset$ is set to a voltage that is some other predetermined value of $Vset\emptyset$.

With the above understanding of the differential floating gate circuit 30 of FIG. 3 and of the method 50 of setting floating gate $Ig\emptyset$ illustrated by the flow diagram in FIG. 5, we now turn to the differential dual floating gate circuit 40 of FIG. 4A. Circuit 40 preferably comprises a reference floating gate fgr at a node 15 and a second floating gate $fg1$ at a node 14. At the conclusion of a set mode, both floating gates fgr and $fg1$ are programmed, respectively, to charge levels such that the difference in charge level between fgr and $fg1$ is a function of an input set voltage capacitively coupled to fgr during the set mode. Thereafter, during a read mode, circuit 40 may be configured as a voltage reference circuit such that an output reference voltage is generated that is a function of the input set voltage and is preferably equal to the input set voltage. The set mode may be instituted at the factory to cause fgr and $fg1$ to be set to their respective desired charge levels, and thereby, to cause circuit 40 to generate a desired output reference voltage whenever circuit 40 is later caused to enter its read mode. Alternatively, a later user of circuit 40 can cause circuit 40 to enter a set mode whenever the user wishes, to thereby update the difference in charge levels between fgr and $fg1$ as a function of the

$Vset\emptyset$ voltage input and thus to update the output reference voltage generated by circuit 40 during subsequent read mode.

The sequence used to program floating gates fgr and $fg1$ in circuit 40 is similar to the sequence used to set the charge level on floating gate $fg\emptyset$ in circuit 30 of FIG. 3. One major difference between the previously described single floating gate circuit 30 and the dual floating gate circuit 40 is that the gate of transistor T2 in FIG. 3 is replaced by a floating gate, $fg1$, in FIG. 4A, that cannot be connected directly to an external voltage. In order to set the voltage on $fg1$, a voltage Vx is coupled at a node 27 to the gate of a transistor T15 in circuit 40, such that $Vfg1$ is set to $Vx - 1Vt3I$ 1TV, where 1Vt is the threshold voltage of transistor T15 and 1TV is the tunnel voltage of an erase tunnel device $Te1$.

In a preferred embodiment, Vx is generated by a second floating gate voltage reference circuit, e.g., circuit 30. FIG. 4B is a combined schematic and block diagram illustrating this embodiment. Circuits 30 and 40 in FIG. 4B are identical to the circuits illustrated, respectively, in FIGS. 3 and 4A. In the embodiment shown in FIG. 4B, a high voltage set cycle is performed on both the single floating gate differential circuit 30 and the dual floating gate differential reference circuit 40 at the same time. During the set mode, circuit 30 generates the voltage at node 12 such that floating gate $fg\emptyset$ is set as described earlier, wherein $Vset\emptyset$ for circuit 30 is an internally or externally supplied predetermined voltage, such as +4v. Floating gate $fg1$ is therefore set to a voltage that is a predetermined function of the voltage on floating gate $fg\emptyset$, and is preferably set to be approximately equal to $Vfg\emptyset$ assuming the tunnel devices in both differential circuits, i.e., circuits 30 and 40, are reasonably well matched. The voltage set on floating gate $fg1$ is then used to set the voltage on floating gate fgr , such that $Vfgr$ is a predetermined function of $Vfg1$, and preferably approximately equal to $Vfg1$, as described in greater detail below.

Circuit 40 further comprises a circuit 410 that includes: a programming tunnel device Tpr formed between floating gate fgr and a programming electrode Epr , at a node 16; an erase tunnel device Ter formed between floating gate fgr and an erase electrode Eer , at a node 17; and a steering capacitor $Cfgr$ coupled between floating gate fgr and a node 18. Circuit 40 also comprises a circuit 420 that includes: a programming tunnel device $Tp1$ formed between floating gate $fg1$ and a programming electrode $Ep1$, at node 16, and an erase tunnel device $Te1$ formed between floating gate $fg1$ and an erase electrode $Ee1$, at a node 28. Preferably, programming electrodes Epr and $Ep1$ receive a negative voltage during the set mode, and erase electrodes Eer and $Ee1$ receive a positive voltage during the set mode. Moreover, tunnel devices Tpr , $Tp1$, Ter and $Te1$ are preferably Fowler-Nordheim tunnel devices that are reasonably well matched as a result of their chip layout, and these tunnel devices are ideally reasonably well matched with tunnel devices $Tp\emptyset$ and $Te\emptyset$ of circuit 30.

Also included in circuit 40 is a steering capacitor $Cfg1$ coupled between floating gate $fg1$ and a node 32. The bottom plate of steering capacitor $Cfg1$ is coupled to a predetermined voltage during the set mode that is preferably ground $g1$. Steering capacitor $Cfg1$ is used to provide a stable ground reference for floating gate $fg1$. Circuit 40 also includes a transistor T15 that has its drain coupled to a high voltage supply HV+, at a node 26, its source coupled to node 28, and its gate coupled to node 27.

Setting a voltage on floating gate fgr during the set mode is achieved by taking electrode Epr negative and electrode

Eer positive such that the voltage at node 17 minus the voltage at node 16 is two tunnel voltages or approximately 22V. The dual conduction current at 22V is typically approximately one to two nanoamps. An alternative is to create a sufficient voltage differential across electrode Epr and electrode Eer to generate a current flow of approximately 5 nA from node 16 to node 17. In either case, both tunnel devices are conducting, i.e., the tunnel devices are in “dual conduction.” By operating in dual conduction, the voltage on the floating gate fgr can stabilize at a DC voltage level for as long a time as needed to enable circuit 40 to end the set mode process in a controlled fashion such that the voltage on floating gate fgr settles to a very precise and accurate level. Operating in dual conduction with feedback through at least one of the tunnel devices is key to making it possible to set the floating gate fgr voltage very accurately.

In dual conduction, the tunnel devices Ter and Tpr, which are reasonably well matched by layout, will modify the charge level on floating gate fgr by allowing electrons to tunnel onto and off of floating gate fgr so as to divide the voltage between nodes 17 and 16 in half. Thus, the floating gate voltage, i.e., the voltage at node 15, will be $V_{fgr} = V_{node16} + (V_{node17} - V_{node16})/2$, which is half way between the voltage at node 17 and the voltage at node 16. Under these conditions, the dual conduction current can typically charge or discharge node 15, which typically has less than 1.0 pF capacitance, in less than 1 mSec. As this occurs, the floating gate voltage “tracks” directly with the voltage at nodes 16 and 17 and settles to a DC voltage that is half way between those two voltages in a few mSec. Accordingly, V_{fgr} can be set to a positive or negative voltage or zero volts depending upon the value of the voltages existing at electrodes Eer and Epr. For example, if the tunnel voltage is approximately 11V for the erase and program tunnel devices Ter and Tpr, and the voltage at electrode Eer is set to about +16V and the voltage at electrode Epr is set to about -6V, then V_{fgr} will settle at about +5V, which is the midpoint between the two voltages. If the voltage at Eer is set to about +1 IV and the voltage at Epr is set to about -11 V, then V_{fgr} will go to about 0V. If the voltage at Eer is set to about +6V and the voltage at Epr is set to about -16V, then V_{fgr} will go to about -5V.

As stated earlier, circuit 40 programs both floating gates fgr and fg1 during the set mode. Correspondingly, tunnel devices Tp1 and Te1 similarly operate in dual conduction to modify the charge level on floating gate fg1 by allowing electrons to tunnel onto and off of floating gate fg1 so as to divide the voltage between nodes 28 and 16 in half. In addition, if circuit 30 is used during the set mode to generate the voltage Vx at node 27 in circuit 40, ideally, the tunnel currents in both circuits 30 and 40 are reasonably well matched, and transistors T13, T14, T15 are reasonably well matched, such that when circuits 30 and 40 settle, $V_{fgr} = V_{fg1} = V_{fg0}$. Although this condition is preferable, circuit 40 will set $V_{fgr} = V_{fg1}$ even where floating gate fg1 is not set exactly equal to floating gate fg0, since floating gates fg1 and fg0 are not in the same differential circuit.

Circuit 40 further includes a circuit 430 that compares V_{fgr} , the voltage on floating gate fgr to V_{fg1} , the voltage on floating gate fg1, and that generates an output voltage Vout, at node 19, that is a function of the difference between the voltages on floating gates fgr and fg1. Circuit 430 preferably includes a differential amplifier (or differential stage) 432 that is preferably configured to have a non-inverting input coupled to floating gate fg1 and an inverting input coupled to floating gate fgr. Circuit 430 further includes a gain stage 434 with an input coupled to node 20 and an output terminal

436, at node 19. The differential stage 432 compares the voltages received at its inputs and amplifies that difference, typically by a factor of 50 to 100. The gain stage 434 then further amplifies that difference by another factor of 50 to 100. Moreover, at the conclusion of the set mode, Circuit 430 ideally settles to a steady state condition, such that $V_{fgr} = V_{fg1} = V_{out}$.

Referring again to FIG. 4B, the differential stage 432 preferably includes enhancement mode transistors T8, T9, T10 and T11. Transistors T8 and T9 are preferably NMOS transistors that are reasonably well matched by layout, and transistors T10 and T11 are preferably PMOS transistors that are reasonably well matched by layout. The sources of NMOS transistors T8 and T9 are coupled together at a node 21. The drain of NMOS transistor T8 is coupled to a node 22, and its gate is floating gate fgr. The drain of NMOS transistor T9 is coupled to a node 20, and its gate is floating gate fg1. PMOS transistor T11 is coupled common drain, common gate, to node 22, with its source coupled to a node 23. The gate of PMOS transistor T11 is coupled to at node 22. Its drain is coupled to node 20, and its source is coupled to node 23. A voltage supply Vcc, typically 3 to 5 volts, is coupled to node 23, and a current source Itr is coupled between node 21 and ground g1 to cause transistors T8, T9, T10 and T11 to operate in either the prethreshold or linear region during the set mode. Current source Itr can be generated using any number of conventional circuits.

The gain stage 434 preferably includes a PMOS pullup transistor T12 biased by Vcc and a current source pull-down load Igr. The source of transistor T12 is coupled to node 23. Its gate is coupled to the differential stage pull-up transistor T11 at node 20, and its drain is coupled to node 19. Current source pull-down load Igr is coupled between node 19 and ground g1. The gain stage 434 also preferably includes a compensation capacitor C3 coupled between nodes 19 and 20. Current source pull-down load Igr is preferably an active load using an NMOS current mirror or a depletion device. Using an active current source with relatively high output resistance, the gain stage 434 can provide a voltage gain of about 100. The output swing of the gain stage 434 is nearly full rail from ground to Vcc. Stability and response of this circuit can be easily adjusted for various processes using compensation capacitor C3. In this configuration, transistor T12 provides good current sourcing capability, but current sinking is limited to the current in the current source pull-down Igr. Therefore, the current in Igr should be greater than the pull-up current required by the load on Vout so that the gain stage 434 is capable of adequately controlling Vout by sinking all of the current that flows to Vout.

Circuit 430 further operates in the following manner. When biased by Vcc and current source Itr, T8 senses V_{fgr} relative to V_{fg1} , which is sensed by transistor T9, and the amplified difference appears as Vout at node 19. If V_{fgr} is initially less than V_{fg1} , T9 is turned on more than T8, and the current flow through T9 (and through T11 since they are connected in series) is initially greater than the current flow through T8 (and correspondingly T10). The gate of the pullup transistor T10 is tied to the drain of T10 and also to the gate of pullup transistor T11, which makes the current in T11 a mirror of the current in transistor T10. When more current flows through T11 than T10, the voltage, V20, on node 20 drops below the voltage V22, on node 22. The lower voltage on node 20 causes the current through transistor T12 to increase, which pulls Vout high. The voltage gain of the differential stage 432 is typically about 80 and the voltage gain of the gain stage 434 is typically about 100 giving an overall gain from V_{fg1} to Vout of about 8000. A negative

feedback path from V_{out} to the inverting input fgr is necessary for circuit **430** to settle at the point where the voltage on fgr is equal to the voltage on $fg1$. During the set mode, this feedback path is provided by tunnel devices **TF1** and T_{er} and transistors **T13** and **T14** as described in the next section. When V_{out} goes high, the negative feedback path pulls V_{fgr} higher. As V_{fgr} rises, the current in transistor **T8** increases until it matches the current in transistor **T9**. At this point the differential circuit **430** settles at the point where the currents in transistors **T8**, **T9**, **T10** and **T11** match and $V_{fgr}=V_{fg1}$.

Those skilled in the art will realize that circuit **430** can be implemented using PMOS transistors for **T8** and **T9** and NMOS transistors for **T10** and **T11**. For this implementation, the gain stage **434** preferably comprises an NMOS pull-down transistor **T12** coupled to a current source pull-up load I_{gr} .

Circuit **40** also includes a feedback loop coupled between nodes **19** and **15**. During the set mode, this feedback loop causes the voltage differential between tunnel electrodes E_{er} and E_{pr} to be modified by modifying the voltage at node **17** as a function of the voltage at node **19**. The feedback loop preferably comprises a level shift circuit, preferably a tunnel device **TF1** formed between node **19** and a node **24**, and a transistor **T14**, preferably an NMOS transistor, coupled common gate, common drain at a node **25**, with its source coupled to node **24**. Also included in the feedback loop is a transistor **T13**, preferably an NMOS transistor, having its gate coupled to node **25**, its source coupled to node **17**, and thereby to erase tunnel device T_{er} , and its drain coupled to node **26**.

As earlier indicated, the maximum output of the gain stage **434** is approximately V_{cc} . However, this is not high enough to drive the voltage at node **25** (V_{efb}) directly, because V_{efb} typically needs to go to about 14 to 19 volts, which is well above the usual 3 to 5 volt V_{cc} supply level. The level shift circuit **TF1** and **T14** shifts the low output voltage at node **19** (V_{out}) up to the desired 14 to 19 volt range. Preferably, **TF1** and T_{er} are reasonably well matched by layout and **T13** and **T14** are reasonably well matched by layout. Under these conditions, when the same tunnel current flows through both **TF1** and T_{er} , the level shift tracks the erase tunnel voltage as measured by the voltage drop from node **17** to node **15** which drives the gate of transistor **T8** (fgr) to the same voltage as the voltage on the gate of transistor **T9** ($fg1$) when circuit **430** settles. This adds to the improved setting accuracy of the circuit.

One advantage of having the level shift track the erase tunnel voltage is that, as the voltage necessary to create tunneling changes, due to charge trapping in the dielectric as more and more set cycles are performed, the circuit **430** output, V_{out} , continues to follow V_{fg1} and operate in the same voltage range. Another advantage is that when the output voltage V_{out} is not equal to V_{fgr} , the error introduced by the finite gain of circuit **430** is very small. For example, if circuit **430** has a gain of 10,000 and V_{out} is 1 volt lower than V_{fg1} minus V_{fgr} when circuit **40** settles, V_{fg1} minus V_{fgr} will have an error of $1V/10,000$, or only 0.1 mV.

Circuit **40** also preferably includes current sources I_{2r} and I_{pr} , and a capacitor C_{pr} . Current source I_{2r} is coupled between node **25** and $HV+$ at node **26** for establishing V_{efb} at the beginning of the set mode and for providing tunnel current through **TF1**. Current source I_{2r} can be implemented using any number of conventional circuits. However, current source I_{2r} is preferably a current regulator that is biased by $HV+$, such as a current mirror comprising P-Channel

devices that operate in the prethreshold region. In this manner, current source I_{2r} will automatically go to whatever positive voltage is needed at node **25** to establish the tunnel current through tunnel device **TF1**. Moreover, current source I_{2r} preferably generates a current that is about half that of current source I_{pr} , so that the current through tunnel device **TF1** is about the same as the current through tunnel devices T_{er} , T_{pr} , T_{e1} , and T_{p1} .

Current source I_{pr} is coupled between node **16** and ground $g1$. Current source I_{pr} is preferably a P-Channel charge pump that is used as a negative current source to pump a controlled tunnel current out of programming tunnel devices T_{pr} and T_{p1} . Since I_{pr} is a current source, it automatically goes to whatever negative voltage at node **16** that is needed to establish the tunnel current at the desired level, assuming the current source has sufficient voltage compliance. Moreover, once the current through the tunnel devices is established, the voltage across the tunnel devices is also well defined by their Fowler-Nordheim characteristics. Therefore, current source I_{pr} produces V_{p1} , the voltage at node **16**, by controlling the current through tunnel devices T_{pr} and T_{p1} . Using a current source I_{pr} is the preferred way to assure that tunnel devices T_{er} , T_{e1} , T_{pr} and T_{p1} are operating at a current level that is high enough to allow dual conduction and to allow the feedback circuit to work, but low enough to avoid excessive current flow which damages the tunnel devices. Capacitor C_{pr} , controls the rate of discharge of current through the tunnel devices when, as explained in more detail below, current source I_{pr} is shut down at the conclusion of the set mode. Moreover, when circuit **30** is used to generate the voltage V_x at node **27** in circuit **40** during the set mode, to achieve the ideal condition of setting $V_{fgr}=V_{fg1}=V_{fg0}$, preferably current sources I_{2r} and I_2 (of FIG. 3) are reasonably well matched, current source I_{pr} is about twice as large as current source I_{p0} (of FIG. 3), and capacitors C_{pr} and C_{p0} (of FIG. 3) are reasonably well matched. In addition, $HV+$ is the same in circuit **30** and in circuit **40**.

Those skilled in the art will realize that V_{p1} can also be produced using a fixed voltage supply that is about 24 to 30 volts below the voltage at nodes **17** and **28**. However, this topology should be used with caution because the current in Fowler-Nordheim tunnel devices varies exponentially with the applied voltage. In particular, very high current will flow through the tunnel devices if the voltage differential is too high, and extremely low current may flow if the voltage differential is too low. Very high currents will damage or "wear out" the tunnel devices due to rapid charge trapping in the dielectric, and if the tunnel current is too low, the feedback circuit will not be able to tunnel charge onto or off of fgr , and thus will not be able to control the voltage on fgr . Moreover, it is also possible to connect erase electrode E_{er} to a current source and connect programming electrode E_{pr} to the feedback circuit such that V_{p1} controls the voltage on fgr . However, this would require the feedback circuit to produce a controlled negative voltage, which is more difficult to integrate in a standard CMOS process.

Finally, circuit **40** also preferably includes a circuit **440**. Circuit **440** preferably comprises a switch **S4** that is preferably a MOS transistor that is coupled between nodes **18** and **19** and a MOS transistor switch **S5** coupled between node **18** and an input voltage terminal **450**. In the set mode, switch **S4** is OFF, and switch **S5** is ON such that the input set voltage V_{set} can be coupled to the bottom plate of steering capacitor C_{fgr} .

Coupling input voltage V_{set} to terminal **450** during the set mode enables circuit **40** to program a charge level difference

Thereafter, the negative feedback loop causes the differential and gain stages **432** and **434**, respectively, to settle to a steady state condition, where circuit **430** ceases to oscillate except for about 30 mV of noise coupled to circuit **430** from the charge pump I_{pr} as best shown in FIGS. **11A–12D** beginning at time t_2 .

Beginning at time t_i , current source I_{gr} in the gain stage **434** produces a current that is much larger than that generated by current source I_{2r} . Therefore, the gain stage **434** is able to control V_{out} by sinking all the current from current source I_{2r} that flows through **T14** and **TF1** to V_{out} . In addition, the compensation capacitor **C3** in the gain stage **434** is made large enough to assure that the feedback loop is stable and settles in less than about 1 mSec. The level shift in V_{fb} caused by the V_t across transistor **T14** approximately matches the voltage drop in **T13**. The level shift in V_{fb} caused by the tunnel voltage across tunnel device **TF1** approximately matches the voltage drop across tunnel device **Ter**, so that when the differential and gain stages settle, V_{fgr} , V_{fg1} and V_{out} are about the same. This can be seen in FIG. **12A** where V_{out} settles to about 3.7V beginning at time t_2 , reflecting about 30 mV of noise coupled to floating gates fgr and $fg1$ from current source I_{pr} .

Referring again to FIG. **9**, once circuit **40** settles at step **94** such that V_{fgr} is approximately equal to V_{fg1} , circuit **40** is powered down at step **96**. Powering down circuit **40** ramps down the voltages at the erase and programming electrodes toward ground, as seen beginning at time t_3 in FIGS. **10A–12D**. Step **96** may be performed by simply concurrently shutting off all of the current and voltage sources in circuits **30** and **40** at time t_3 . However, this may significantly impact V_{fgr} once V_{fb} and V_{p1} have ramped back to $\emptyset V$. As explained above, noise from charge pump I_{pr} limits the accuracy of setting V_{fgr} equal to V_{fg1} when the negative charge pump that generates V_{p1} is ON. This means V_{fgr} may not be equal to V_{fg1} at the beginning of the ramping of V_{fb} and V_{p1} to ground. If V_{fgr} is not equal to V_{fg1} when this ramp down begins, then V_{fgr} will not equal V_{fg1} after V_{p1} and V_{fb} reach $\emptyset V$. Moreover, during the ramp down, the current that continues to flow through tunnel devices **Te1** and **Tp1** and through **Ter** and **Tpr** is typically not the same. This further affects the final charge level on floating gates fgr and $fg1$.

To overcome this limitation and thereby maintain the same charge level on floating gates fgr and $fg1$ during the ramping of V_{fb} and V_{p1} to ground, the current in the erase and program tunnel devices must be the same during this time. In order to maintain the same current in these tunnel devices, the voltage across each of the tunnel devices must be the same, which means V_{fb} and V_x must ramp down to $\emptyset V$ at the same rate as V_{p1} ramps up to $\emptyset V$. Also the tunnel device characteristics must be reasonably well matched.

Accordingly circuit **40** should be powered down, at step **96**, in the following preferred manner. Once circuits **320** and **430** and the feedback circuits in both circuits **30** and **40** have stabilized for a time and it is clear that further accuracy to setting $V_{fg\emptyset}$, V_{fgr} and V_{fg1} is limited primarily by the charge pump noise, shown beginning at t_2 , $I_{p\emptyset}$ and I_{pr} are shut off at t_3 to eliminate the pump noise. However, $HV+$, and thereby current sources **I2** and **I2r**, are left on such that the feedback circuit in circuit **30** is still active and continues to control V_x , and the feedback circuit in circuit **40** is still active and continues to control V_{fb} . At the point when the negative charge pumps are shut off, tunnel current continues to flow through tunnel devices **Te \emptyset** and **Tp \emptyset** as capacitor **Cp \emptyset** discharges, which pulls up V_p back towards $\emptyset V$. This tunnel current and the capacitance due to **Cp \emptyset** determine the

ramp rate on V_p . Similarly, tunnel current continues to flow through tunnel devices **Ter**, **Te1**, **Tpr** and **Tp1** as capacitor **Cpr** discharges, which pulls up V_{p1} back towards $\emptyset V$. This tunnel current and the capacitance due to **Cpr** determine the ramp rate on V_{p1} .

Feedback in circuit **30** drives V_x such that $V_{fg\emptyset}$ is set as described previously. To first order, V_{fg1} tracks $V_{fg\emptyset}$, assuming V_p and V_{p1} track each other reasonably closely. Similarly to what occurs in circuit **30**, in circuit **40** as V_{p1} ramps up, the voltage on floating gate fgr is capacitively coupled upwards. Circuit **430** senses V_{fg1} moving upwards and ramps V_{fb} down toward $\emptyset V$ through the feedback circuit. As V_{fb} ramps down and V_{p1} ramps up toward $\emptyset V$, the tunnel current in tunnel devices **Ter** and **Tpr** decrease rapidly due to the steep slope of their Fowler-Nordheim tunnel device characteristics. Since feedback response time depends directly on the current in the erase tunnel device, the feedback circuit response slows down as V_{fb} ramps down toward ground. As the tunnel current decreases, both the ramp rate and feedback response times slow down and V_{fgr} gradually moves closer to V_{fg1} .

For instance, FIG. **12D** shows that V_{fgr} has converged to within about 0.5 mV of V_{fg1} for a set mode time of 30 mSec, and V_{fgr} may be set even more accurately with respect to V_{fg1} by allowing a ramp down time of greater than 30 mV. After V_{fgr} is allowed to converge on V_{fg1} for an amount of time determined by the level of accuracy desired, the $HV+$ voltage supply, and thereby the I_{2r} current source, can be shut off, for instance at time t_4 , without affecting the charge on floating gates fgr and $fg1$. Moreover, V_{cc} may be shut off.

It is important that the response of the feedback circuit is slow enough to assure V_{fgr} is always slightly above V_{fg1} so circuit **430** and the feedback circuit continue to ramp V_{fb} down. If V_{fgr} goes below V_{fg1} and the feedback switches the direction V_{fb} is ramping, the feedback system will start to oscillate very slowly and V_{fgr} will diverge from V_{fg1} instead of converge towards V_{fg1} . After V_{fb} and V_{p1} have ramped a few volts toward ground and V_{fgr} is very close to V_{fg1} , V_{fb} and V_{p1} can be ramped to $\emptyset V$ quickly, as illustrated at time t_4 in FIGS. **10B** and **10C**, by shutting off $HV+$, because the current in tunnel devices **Ter** and **Tpr** is so low it no longer affects the charge on the floating gate fgr . Capacitor **Cpr** must be carefully set to assure that as V_{p1} rises toward ground, the feedback path through the differential stage **432**, gain stage **434**, **TF1** level shift and **Ter** devices to floating gate fgr is able to ramp down V_{fb} and move V_{fgr} closer and closer to V_{fg1} . If capacitor **Cpr** is too small, V_{p1} rises very quickly, the delay through the feedback path causes V_{fb} to ramp down too slowly, and V_{fgr} will rise above V_{fg1} instead of converging towards V_{fg1} . If **Cpr** is too large, the response of the feedback path is too fast and V_{fb} is ramped down too much, such that V_{fgr} may undershoot which causes the circuit to oscillate slowly. If circuit **430** is allowed to oscillate, V_{fgr} will tend to diverge instead of converge towards V_{fg1} . Accordingly, **Cpr** is designed such that the feedback response time is slightly slower than the discharge rate of **Cpr**. Preferably **Cpr** should be set at about 2.4 pf.

At the end of the set mode, at time t_4 , floating gates fgr and $fg1$ will continue to indefinitely store the charge level programmed on them during the set mode, subject to possible charge loss, e.g., due to detrapping of electrons or dielectric relaxation over time, without any external power being supplied to circuit **40**. In addition, although in the example illustrated above V_{fgr} was set to be approximately equal to V_{fg1} , those of ordinary skill in the art will realize

that in another embodiment of the present invention, circuit 40 can be configured such that V_{fgr} is set a voltage that is some other function of V_{fg1} .

As stated above, once floating gate $fg0$ is set during the set mode, circuit 30 may be configured during a read mode as a voltage reference circuit or as a comparator circuit with a built-in voltage reference. Likewise, once floating gates $fg1$ and fgr are set during the set mode, circuit 40 may be configured during a read mode as a voltage reference circuit or a comparator circuit with a built-in voltage reference. When circuit 40 is configured as a voltage reference, it provides a more accurate reference voltage at node 19 over that provided by circuit 30 when circuit 30 is configured as a voltage reference. This is because when high voltages are ramped down in circuit 40, any offsets coupled through the tunnel devices to the corresponding floating gates fgr and $fg1$ are common mode and do not change the voltage difference between the two floating gates and thus does not change the reference voltage at node 19.

FIG. 13 is a circuit diagram of a circuit 1300 according to one embodiment of circuit 40 in a read mode. Preferably the same circuit 40 used to set floating gates fgr and $fg1$ is also used in the read mode. This is so that any offset voltage and temperature variations in the circuit are to first order zeroed out. In the read mode, the high voltage current and voltage sources $HV+$, I_{pr} , and I_{2r} are turned off, and no tunnel current flows through tunnel devices T_{er} and T_{pr} , therefore these elements and capacitor C_{pr} are effectively eliminated from circuit 40. Likewise, V_x is no longer being input at node 27. Therefore transistor T_{15} is OFF, and tunnel devices T_{e1} and T_{p1} are also effectively eliminated from circuit 40. Moreover, since the current source I_{2r} that drives the feedback loop of circuit 40 is no longer active, the feedback loop is also effectively eliminated from circuit 40. This embodiment illustrates the resultant circuit when switch S_4 is ON and switch S_5 is OFF, such that the bottom plate of steering capacitor C_{fgr} is coupled to an output terminal 1326 at a node 19 to form a negative feedback loop for circuit 1300. With this negative feedback loop in place, V_{ref} (node 19) will go to the voltage necessary for circuit 1300 to settle to a steady state condition such that preferably $V_{fgr}=V_{fg1}$. Ideally, this occurs when $V_{ref}=V_{set}$. However, those of ordinary skill in the art will realize that circuit 40 can be configured during the set mode and read mode such that V_{ref} during the read mode is some other predetermined function of V_{set} .

Circuit 1300 therefore comprises a floating gate fgr at node 15 and a second floating gate $fg1$ at node 14. Also included in circuit 1300 is a steering capacitor C_{fgr} coupled between floating gate fgr and output terminal 1326 at node 19, and a steering capacitor C_{fg1} coupled between floating gate $fg1$ and ground $g1$ at node 32. Circuit 1300 further includes a circuit 1320 that compares V_{fgr} , the voltage on floating gate fgr to V_{fg1} , the voltage on floating gate $fg1$, and that generates an output voltage V_{ref} , at node 19, that is a function of the difference in charge level on floating gates fgr and $fg1$. Circuit 1320 preferably includes a differential amplifier (or differential stage) 1322 that is preferably configured to have a non-inverting input coupled to floating gate $fg1$ and an inverting input coupled to floating gate fgr . Circuit 1320 further includes a gain stage 1324 with an input coupled to node 20 and an output terminal 1326, at node 19. The differential stage 1322 compares the voltages received at its inputs and amplifies that difference, typically by a factor of 50 to 100. The gain stage 1324 then further amplifies that difference by another factor of 100. Moreover, at the conclusion of the set mode, Circuit 1320 is ideally settles to a steady state condition, such that $V_{fgr}=V_{fg1}$.

Referring again to FIG. 13, the differential stage 1322 preferably includes enhancement mode transistors T_8 , T_9 , T_{10} and T_{11} . Transistors T_8 and T_9 are preferably NMOS transistors that are reasonably well matched by layout, and transistors T_{10} and T_{11} are preferably PMOS transistors that are reasonably well matched by layout. The sources of NMOS transistors T_8 and T_9 are coupled together at a node 21. The drain of NMOS transistor T_8 is coupled to a node 22, and its gate is floating gate fgr . The drain of NMOS transistor T_9 is coupled to a node 20, and its gate is floating gate $fg1$. PMOS transistor T_{10} is coupled common drain, common gate, to node 22, with its source coupled to a node 23. The gate of PMOS transistor T_{11} is coupled to node 22, its drain is coupled to node 20, and its source is coupled to node 23. A voltage supply V_{cc} , typically 3 to 5 volts, is coupled to node 23, and a current source I_{tr} is coupled between node 21 and ground $g1$ to cause transistors T_8 , T_9 , T_{10} and T_{11} to operate in either the prethreshold or linear region during the read mode. Current source I_{tr} can be implemented using any number of conventional circuits.

The gain stage 1324 preferably includes a PMOS pull-up transistor T_{12} biased by V_{cc} and a current source pull-down load I_{gr} . The source of transistor T_{12} is coupled to node 23. Its gate is coupled to the differential stage pull-up transistor T_{11} at node 20, and its drain is coupled to node 19. Current source pull-down load I_{gr} is coupled between node 19 and ground $g1$. The gain stage 1324 also includes preferably a compensation capacitor C_3 coupled between nodes 19 and 20. Current source pull-down load I_{gr} is preferably an active load using an NMOS current mirror or a depletion device. Using an active current source with relatively high output resistance, the gain stage 1324 can provide a voltage gain of about 100. The output swing of the gain stage is nearly full rail from ground to V_{cc} .

With the negative feedback loop in place, V_{ref} (node 19) will go to the voltage necessary to cause circuit 1300 to settle to a steady state condition, preferably when $V_{fgr}=V_{fg1}$. This will occur when the voltage V_{ref} at node 19 is equal to the value of V_{set} during the set mode. For example, assume that during the set mode, V_{set} is held at 2V, and circuit 40 settles to a steady state condition such that $V_{fgr}=V_{fg1}=4V$. At the conclusion of the set mode when the power is turned off and V_{set} is removed, C_{fg1} holds a charge that generates a voltage on $fg1$ of 4V. However, C_{fgr} hold a charge that generates a voltage of only 2V on fgr ($4V-V_{set}$). In the read mode, V_{ref} has to go to 2V, i.e., V_{set} during the set mode, to cause circuit 1300 to settle to a steady state condition such that $V_{fgr}=V_{fg1}$. Thus, V_{ref} is reflective of the difference in charge level between C_{fgr} and C_{fg1} , which is a function of V_{set} . In this manner, circuit 1300 can generate any voltage reference at node 19 without the need for additional amplifiers. Moreover, since the circuit is biased by V_{cc} and I_{tr} , the maximum power draw is in the nanoamp range. This is a significant improvement over prior art bandgap references.

When circuit 40 is configured as a voltage reference as described below with reference to FIG. 13, circuit 40 provides a more accurate reference voltage at node 19 over that provided by circuit 30 when circuit 30 is configured as a voltage reference. This is because when high voltages are ramped down in circuit 40, any offsets coupled through the tunnel devices to the corresponding floating gates fgr and $fg1$ are common mode and do not change the voltage difference between the two floating gates and thus does not change the reference voltage at node 19.

FIG. 13 is a circuit diagram of a circuit 1300 according to one embodiment of circuit 40 in a read mode. Preferably the

same circuit 40 used to set floating gates fgr and fg1 is also used in the read mode. This is so that any offset voltage and temperature variations in the circuit are to first order zeroed out. In the read mode, the high voltage current and voltage sources HV+, Ipr, and I2r are turned off, and no tunnel current flows through tunnel devices Ter and Tpr, therefore these elements and capacitor Cpr are effectively eliminated from circuit 40. Likewise, Vx is no longer being input at node 27. Therefore transistor T15 is OFF, and tunnel devices Te1 and Tp1 are also effectively eliminated from circuit 40. Moreover, since the current source I2r that drives the feedback loop of circuit 40 is no longer active, the feedback loop is also effectively eliminated from circuit 40. This embodiment illustrates the resultant circuit when switch S4 is ON and switch S5 is OFF, such that the bottom plate of steering capacitor Cfgr is coupled to an output terminal 1326 at a node 19 to form a negative feedback loop for circuit 1300, which is the key to the present invention. With this negative feedback loop in place, Vref (node 19) will go to the voltage necessary for circuit 1300 to settle to a steady state condition such that preferably Vfgr=Vfg1. Ideally, this occurs when Vref =Vset. However, those of ordinary skill in the art will realize that circuit 40 can be configured during the set mode and read mode such that Vref during the read mode is some other predetermined function of Vset.

Circuit 1300 therefore comprises a floating gate fgr at node 15 and a second floating gate fg1 at node 14. Also included in circuit 1300 is a steering capacitor Cfgr coupled between floating gate fgr and output terminal 1326 at node 19, and a steering capacitor Cfg1 coupled between floating gate fg1 and ground g1 at node 32. Circuit 1300 further includes a circuit 1320 that compares Vfgr, the voltage on floating gate fgr to Vfg1, the voltage on floating gate fg1, and that generates an output voltage Vref, at node 19, that is a function of the difference in charge level on floating gates fgr and fg1. Circuit 1320 preferably includes a differential amplifier (or differential stage) 1322 that is preferably configured to have a non-inverting input coupled to floating gate fg1 and an inverting input coupled to floating gate fgr. Circuit 1320 further includes a gain stage 1324 with an input coupled to node 20 and an output terminal 1326, at node 19. The differential stage 1322 compares the voltages received at its inputs and amplifies that difference, typically by a factor of 50 to 100. The gain stage 1324 then further amplifies that difference by another factor of 100. Moreover, at the conclusion of the set mode, Circuit 1320 is ideally settles to a steady state condition, such that Vfgr=Vfg1.

Referring again to FIG. 13, the differential stage 1322 preferably includes enhancement mode transistors T8, T9, T10 and T11. Transistors T8 and T9 are preferably NMOS transistors that are reasonably well matched by layout, and transistors T10 and T11 are preferably PMOS transistors that are reasonably well matched by layout. The sources of NMOS transistors T8 and T9 are coupled together at a node 21. The drain of NMOS transistor T8 is coupled to a node 22, and its gate is floating gate fgr. The drain of NMOS transistor T9 is coupled to a node 20, and its gate is floating gate fg1. PMOS transistor T10 is coupled common drain, common gate, to node 22, with its source coupled to a node 23. The gate of PMOS transistor T11 is coupled to node 22, its drain is coupled to node 20, and its source is coupled to node 23. A voltage supply Vcc, typically 3 to 5 volts, is coupled to node 23, and a current source Itr is coupled between node 21 and ground g1 to cause transistors T8, T9, T10 and T11 to operate in either the prethreshold or linear region during the read mode. Current source Itr can be implemented using any number of conventional circuits.

The gain stage 1324 preferably includes a PMOS pull-up transistor T12 biased by Vcc and a current source pull-down load Igr. The source of transistor T12 is coupled to node 23. Its gate is coupled to the differential stage pull-up transistor T11 at node 20, and its drain is coupled to node 19. Current source pull-down load Igr is coupled between node 19 and ground g1. The gain stage 1324 also includes preferably a compensation capacitor C3 coupled between nodes 19 and 20. Current source pull-down load Igr is preferably an active load using an NMOS current mirror or a depletion device. Using an active current source with relatively high output resistance, the gain stage 1324 can provide a voltage gain of about 100. The output swing of the gain stage is nearly full rail from ground to Vcc.

With the negative feedback loop in place, Vref (node 19) will go to the voltage necessary to cause circuit 1300 to settle to a steady state condition, preferably when Vfgr=Vfg1. This will occur when the voltage Vref at node 19 is equal to the value of Vset during the set mode. For example, assume that during the set mode, Vset is held at 2V, and circuit 40 settles to a steady state condition such that Vfgr=Vfg1=4V. At the conclusion of the set mode when the power is turned off and Vset is removed, Cfgr holds a charge that generates a voltage on fg1 of 4V. However, Cfgr hold a charge that generates a voltage of only 2V on fgr (4V-Vset). In the read mode, Vref has to go to 2V, i.e., Vset during the set mode, to cause circuit 1300 to settle to a steady state condition such that Vfgr=Vfg1. Thus, Vref is reflective of the difference in charge level between Cfgr and Cfg1, which is a function of Vset. In this manner, circuit 1300 can generate any voltage reference at node 19 without the need for additional amplifiers. Moreover, since the circuit is biased by Vcc and Itr, the maximum power draw is in the nanoamp range. This is a significant improvement over prior art bandgap references.

In FIG. 13, the present invention comprises a dual floating gate circuit with a negative feedback loop during a read mode for generating an output reference voltage. However, those of ordinary skill in the art will realize that the present invention may also be implemented in a single floating gate circuit, such as in the modified circuit 30 shown in FIG. 14 as circuit 1400 for generating an output reference voltage during a read mode. Circuit 1400 comprises a floating gate fg0 at a node 2, having charge stored thereon during the set mode that is a function of an input voltage Vset, and a steering capacitor C1 coupled to fg0. FIG. 14 further comprises a circuit 1410 coupled to fg0, comprising a differential stage 1412 and a gain stage 1414. The Circuit 1410 in circuit 1400 is identical to circuit 320 in FIG. 3, which is discussed above. Circuit 1400 further comprises an output terminal 1416 coupled to the bottom plate of steering capacitor C1 and to node 6 to form a negative feedback loop for circuit 1400. Node 1, which is the gate of transistor T2 is coupled to a predetermined voltage that is preferably ground, and current sources It0 and Ig0 are respectively coupled between nodes 8 and 6 and a negative voltage -V, preferably -5 to -10V, which gives gain stage 1414 a positive to negative output swing. With the negative feedback loop in place, Vref will go to the voltage necessary for circuit 1410 to settle to a steady state condition such that Vfgr is approximately equal to V1 (voltage at node 1), or 0V. This preferably occurs when Vref=-Vset. However, those of ordinary skill in the art will realize that circuits 30 and 1400 may be configured such that Vref in the read mode is some other function of Vset.

The floating gate analog voltage feedback method and circuit described in the text above was chosen as being

illustrative of the best mode of the present invention. All embodiments of the present invention described above are illustrative of the principles of the invention and are not intended to limit the invention to the particular embodiments described. Accordingly, while the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention as claimed.

What is claimed is:

1. A floating gate circuit, comprising:

- a) a first floating gate having a first charge stored thereon;
- b) a second floating gate having a second charge stored thereon, wherein the difference in charge level between said first and second floating gates is a predetermined function of an arbitrary input set voltage that is capacitively coupled to said first floating gate during a set mode;
- c) a first circuit coupled between said first and second floating gates for causing the voltage on said first floating gate to be compared to the voltage on said second floating gate during a read mode and for generating an output voltage; and
- d) a feedback circuit for capacitively coupling said first circuit to said first floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition such that said output voltage is approximately equal to said input set voltage.

2. The floating gate circuit of claim 1, wherein said feedback circuit comprises a capacitor coupled between said first floating gate and said first circuit.

3. The floating gate circuit of claim 2, wherein said capacitor is further used for capacitively coupling said input set voltage to said first floating gate during said set mode.

4. The floating gate circuit of claim 1, wherein said floating gate circuit reaches a steady state condition during said read mode at the point where the voltage on said first floating gate is approximately equal to the voltage on said second floating gate, such that said output voltage is approximately equal to said input set voltage.

5. The floating gate circuit of claim 1, said first circuit comprising:

- a differential stage comprising a first, second, third and fourth transistor, each said transistor having a gate and a first and second terminal, wherein said first floating gate is the gate of said first transistor, said second floating gate is the gate of said second transistor, the first terminals of said first and second transistors are coupled together, the second terminals of said first and third transistors are coupled together and are further coupled to the gates of said third and fourth transistors, the second terminals of said second and fourth transistors are coupled together, and the first terminals of said third and fourth transistors are coupled together; and
- a gain stage comprising a fifth transistor, having a gate and a first and second terminal, a current source, and a compensation capacitor, wherein the gate of said fifth transistor is coupled to the second terminals of said second and fourth transistors, the first terminal of said fifth transistor is coupled to the first terminals of said third and fourth transistors, the second terminal of said fifth transistor is coupled to said current source and to said feedback circuit, and said compensation capacitor is coupled between the gate and the second terminal of said fifth transistor.

6. A floating gate circuit, comprising:

- a) a first floating gate having charge stored thereon;
- b) a second floating gate having charge stored thereon, wherein the difference in charge level between said first and second floating gates is a predetermined function of an arbitrary input set voltage that is capacitively coupled to said first floating gate during a set mode;
- c) a first circuit coupled between said first and second floating gates for causing the voltage on said first floating gate to be compared to the voltage on said second floating gate during a read mode and for generating an output voltage; and
- d) a feedback circuit for capacitively coupling said first circuit to said first floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition at the point where the voltage on said first floating gate is approximately equal to the voltage on said second floating gate, such that said output voltage is approximately equal to said input set voltage.

7. A floating gate circuit, comprising:

- a) a first floating gate having charge stored thereon;
- b) a second floating gate having charge stored thereon, wherein the difference in charge level between said first and second floating gates is a predetermined function of an input set voltage that is capacitively coupled to said first floating gate during a set mode;
- c) a first circuit coupled between said first and second floating gates for causing the voltage on said first floating gate to be compared to the voltage on said second floating gate during a read mode and for generating an output voltage, said first circuit comprising: a differential stage comprising a first, second, third and fourth transistor, each said transistor having a gate and a first and second terminal, wherein said first floating gate is the gate of said first transistor, said second floating gate is the gate of said second transistor, the first terminals of said first and second transistors are coupled together, the second terminals of said first and third transistors are coupled together and are further coupled to the gates of said third and fourth transistors, the second terminals of said second and fourth transistors are coupled together, and the first terminals of said third and fourth transistors are coupled together; and

a gain stage comprising a fifth transistor, having a gate and a first and second terminal, a current source, and a compensation capacitor, wherein the gate of said fifth transistor is coupled to the second terminals of said second and fourth transistors, the first terminal of said fifth transistor is coupled to the first terminals of said third and fourth transistors, the second terminal of said fifth transistor is coupled to said current source, and said compensation capacitor is coupled between the gate and the second terminal of said fifth transistor; and

- d) a feedback circuit comprising a capacitor coupled between said first floating gate and the junction of the second terminal of said fifth transistor and said current source during said read mode, for causing said floating gate circuit to reach a steady state condition at the point where the voltage on said first floating gate is approximately equal to the voltage on said second floating gate, such that said output voltage is approximately equal to said input set voltage.

8. A floating gate circuit comprising:

- a) a floating gate having a charge stored thereon during a set mode that is a function of an arbitrary input set voltage;

29

b) a first circuit coupled to said floating gate for comparing the voltage on said floating gate to a first voltage during a read mode and for generating an output voltage; and

c) a feedback circuit for capacitively coupling said first circuit to said floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition such that said output voltage is approximately equal to but opposite in polarity to said input set voltage.

9. The floating gate circuit of claim 8, wherein said feedback circuit comprises a capacitor coupled between said first floating gate and said first circuit.

10. The floating gate circuit of claim 8, wherein said first voltage is ground, and said floating gate circuit reaches a steady state condition at the point where the voltage on said floating gate is approximately equal to zero volts, such that said output voltage is approximately equal to the negative of said input set voltage.

11. The floating gate circuit of claim 8, wherein said first circuit comprises:

a differential stage comprising a first, second, third and fourth transistor, each said transistor having a gate and a first and second terminal, wherein said floating gate is the gate of said first transistor, the gate of said second transistor is coupled to said first voltage, the first terminals of said first and second transistors are coupled together, the second terminals of said first and third transistors are coupled together and are further coupled to the gates of said third and fourth transistors, the second terminals of said second and fourth transistors are coupled together, and the first terminals of said third and fourth transistors are coupled together; and

a gain stage comprising a fifth transistor, having a gate and a first and second terminal, a current source, and a compensation capacitor, wherein the gate of said fifth transistor is coupled to the second terminals of said second and fourth transistors, the first terminal of said fifth transistor is coupled to the first terminals of said third and fourth transistors, the second terminal of said fifth transistor is coupled to said current source and to said feedback circuit, and said compensation capacitor is coupled between the gate and the second terminal of said fifth transistor.

12. A floating gate circuit comprising:

a) a floating gate having a voltage programmed thereon during a set mode that is a function of an input set voltage;

b) a first circuit coupled to said floating gate for comparing the voltage on said floating gate to zero volts during a read mode and for generating an output voltage; and

30

c) a feedback circuit for capacitively coupling said first circuit to said floating gate during said read mode, for causing said floating gate circuit to reach a steady state condition at the point when the voltage on said floating gate is approximately equal to zero volts, such that said output voltage is approximately equal to the negative of said input set voltage.

13. A floating gate circuit comprising:

a) a floating gate having a charge stored thereon during a set mode that is a function of an input set voltage;

b) a first circuit coupled to said floating gate for comparing the voltage on said floating gate to zero volts during a read mode and for generating an output voltage, said first circuit comprising:

a differential stage comprising a first, second, third and fourth transistor, each said transistor having a gate and a first and second terminal, wherein said floating gate is the gate of said first transistor, the gate of said second transistor is coupled to said first voltage, the first terminals of said first and second transistors are coupled together, the second terminals of said first and third transistors are coupled together and are further coupled to the gates of said third and fourth transistors, the second terminals of said second and fourth transistors are coupled together, and the first terminals of said third and fourth transistors are coupled together; and

a gain stage comprising a fifth transistor, having a gate and a first and second terminal, a current source, and a compensation capacitor, wherein the gate of said fifth transistor is coupled to the second terminals of said second and fourth transistors, the first terminal of said fifth transistor is coupled to the first terminals of said third and fourth transistors, the second terminal of said fifth transistor is coupled to said current source, and said compensation capacitor is coupled between the gate and the second terminal of said fifth transistor; and

c) a feedback circuit comprising a capacitor coupled between said floating gate and the junction of the second terminal of said fifth transistor and said current source during said read mode, for causing said floating gate circuit to reach a steady state condition at the point when the voltage on said floating gate is approximately equal to zero volts, such that said output voltage is approximately equal to the negative of said input set voltage.

* * * * *