

US006583007B1

(12) United States Patent

Eitan

(10) Patent No.:

US 6,583,007 B1

(45) Date of Patent:

Jun. 24, 2003

(54) REDUCING SECONDARY INJECTION EFFECTS

(75)	Inventor:	Boaz Eitan,	, Ra'anana	(IL)
------	-----------	-------------	------------	------

(73) Assignee: Saifun Semiconductors Ltd., Netanya

(IL)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/023,278

(22)) Filed:	Dec.	20.	2001
\ _	, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1,000	— V,	

(51) Int. Cl.⁷ H01L 21/336

(56) References Cited

U.S. PATENT DOCUMENTS

3,895,360 A	7/1975	Cricchi et al.
4,016,588 A	4/1977	Ohya et al.
4,017,888 A	4/1977	Christie et al.
4,145,703 A	* 3/1979	Blanchard et al 357/55
4,151,021 A	4/1979	McElroy
4,173,766 A	11/1979	Hayes
4,173,791 A	11/1979	Bell
4,257,832 A	3/1981	Schwabe et al.
4,306,353 A	12/1981	Jacobs et al.
4,342,149 A	8/1982	Jacobs et al.
4,360,900 A	11/1982	Bate
4,380,057 A	4/1983	Kotecha et al.
4,448,400 A	* 5/1984	Harari 365/185
4,471,373 A	9/1984	Shimizu et al.
4,521,796 A	6/1985	Rajkanan et al.
4,527,257 A	7/1985	Cricchi
4,630,085 A	12/1986	Koyama
4,667,217 A	5/1987	Janning
4,742,491 A	5/1988	Liang et al.
4,769,340 A	9/1988	Chang et al.
4,780,424 A	10/1988	Holler et al.
4,847,808 A	7/1989	Kobatake

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

EP	0751560	1/1997
EP	1073120	1/2001
GB	1297899	11/1972
GB	2157489	10/1985
JP	05021758	1/1993
JP	07193151	7/1995
JP	09162314	6/1997
WO	WO 81/00790	3/1981
WO	WO 96/25741	8/1996

OTHER PUBLICATIONS

U.S. patent application Ser. No. 08/902,890, Eitan, filed May 4, 2000.

U.S. patent application Ser. No. 08/905,286, Eitan, filed Jul. 30, 1997.

U.S. patent application Ser. No. 09/082,280, Eitan, filed May 20, 1998.

U.S. patent application Ser. No. 09/348,720, Eitan, filed Jul. 6, 1999.

U.S. patent application Ser. No. 09/413,408, Eitan, filed Oct. 6, 1999.

U.S. patent application Ser. No. 09/519,745, Eitan, filed Mar. 6, 2000.

(List continued on next page.)


Primary Examiner—Michael S. Lebentritt Assistant Examiner—Pho M. Luu

(74) Attorney, Agent, or Firm—Eitan, Pearl, Latzer & Cohen Zedek, LLP.

(57) ABSTRACT

A method for forming a non-volatile memory (NVM) device, the method including forming two diffusion areas in a substrate, said diffusion areas forming a channel therebetween, the channel being adapted to permit movement of primary electrons to at least one of the diffusion areas, forming a non-conducting charge trapping layer at least over the channel, and managing at least one of movement of secondary electrons from the substrate towards the charge trapping layer and a punch-through voltage in the substrate by controlling a position of a concentration of an electron acceptor dopant in the substrate.

18 Claims, 3 Drawing Sheets



U.S.	PATENT	DOCUMENTS	6,030,871 A 2/2000 Eitan 6,034,403 A 3/2000 Wu
4,870,470 A	9/1989	Bass, Jr. et al.	6,034,896 A 3/2000 Ranaweera et al.
4,941,028 A		Chen et al.	6,063,666 A 5/2000 Chang et al.
5,021,999 A	-	Kohda et al.	6,081,456 A 6/2000 Dadashev
5,075,245 A	-	Woo et al.	6,137,718 A 10/2000 Reisinger
, ,	-	Schumann et al 357/23.5	6,201,282 B1 3/2001 Eitan
, ,		Schumann et al 437/43	6,348,711 B1 * 2/2002 Eitan
5,104,819 A		Freiberger et al.	0,546,711 D 1
5,159,570 A		Mitchell et al.	OTHER PUBLICATIONS
5,168,334 A		Mitchell et al.	
5,172,338 A		Mehrotra et al.	Chan et al., "A True Single-Transistor Oxide-Nitride-Oxide
5,175,120 A	12/1992		EEPROM Device," IEEE Electron Device Letters, vol.
5,214,303 A	5/1993		EDL-8, No. 3, Mar., 1987.
5,260,593 A	11/1993		Chang, J., "Non Volatile Semiconductor Memory Devices,
5,305,262 A	4/1994	Yoneda	"Proceedings of the IEEE, vol. 64 No. 7, pp. 1039–1059,
5,311,049 A	5/1994	Tsuruta	Jul., 1976.
5,324,675 A	6/1994	Hayabuchi	Eitan et al., "Hot–Electron Injection into the Oxide in
5,338,954 A	8/1994	Shimoji	
5,349,221 A	9/1994	Shimoji	n-Channel MOS Devices," <i>IEEE Transactions on Electron</i>
5,350,710 A	9/1994	Hong et al.	Devices, vol. ED–28, No. 3, pp. 328–340, Mar. 1981.
5,359,554 A	10/1994	Odake et al.	Glasser et al., "The Design and Analysis of VLSI Circuits,"
5,393,701 A	2/1995	Ko et al.	Addison Wesley Publishing Co, Chapter 2, 1988.
5,394,355 A	2/1995	Uramoto et al.	Lee, H., "A New Approach For the Floating-Gate MOS
5,414,693 A	5/1995	Ma et al.	NonVolatile Memory", Applied Physics Letters, vol. 31, No.
5,418,176 A	5/1995	Yang et al.	7, pp. 475–476, Oct. 1977.
5,418,743 A	5/1995	Tomioka et al.	Ma et al., "A dual-bit Split-Gate EEPROM (DSG) Cell in
5,422,844 A	6/1995	Wolstenholme et al.	Contactless Array for Single-Vcc High Density Flash
5,424,567 A	6/1995	Chen	Memories," <i>IEEE</i> , pp. 3.5.1–3.5.4, 1994.
5,426,605 A	6/1995	Van Berkel et al.	Ohshima et al., "Process and Device Technologies for
5,434,825 A	7/1995		
5,436,481 A		Egawa et al.	16Mbit Eproms with Large—Tilt—Angle implanted
5,455,793 A	_	Amin et al.	P-Pocket Cell," <i>IEEE</i> , CH2865-4/90/0000-0095, pp.
5,467,308 A		Chang et al.	5.2.1–5.2.4, Dec., 1990.
5,477,499 A		Van Buskirk et al.	Ricco, Bruno et al., "Nonvolatile Multilevel Memories for
5,496,753 A		Sakurai et al.	Digital Applications," IEEE, vol. 86, No. 12, pp.
5,518,942 A	-	Shrivastava	2399–2421, Dec., 1998.
5,523,251 A 5,553,018 A	6/1996	Wang et al.	Roy, Anirban "Characterization and Modeling of Charge
5,592,417 A		Mirabel	Trapping and Retention in Novel Multi–Dielectric Nonvola-
5,599,727 A	-	Hakozaki et al.	tile Semiconductor Memory Devices," Doctoral Disserta-
5,606,523 A		Mirabel	tion, Sherman Fairchild Center, Department of Computer
5,654,568 A	-	Nakao	Science and Electrical Engineering, pp. 1–35, 1989.
5,656,513 A	-	Wang et al.	"2 Bit/Cell EEPROM Cell Using Band-To-Band Tunneling
5,712,814 A		Fratin et al.	For Data Read-Out," IBM Technical Disclosure Bulletin,
5,726,946 A		Yamagata et al.	U.S. IBM Corp. NY vol. 35, No. 4B, ISSN:0018-8689, pp.
5,751,037 A		Aozasa et al.	136–140, Sep., 1992.
5,754,475 A	5/1998	Bill et al.	Tseng, Hsing-Huang et al., "Thin CVD Stacked Gate
5,760,445 A	6/1998	Diaz	
5,768,192 A	6/1998	Eitan	Dielectric for ULSI Technology", <i>IEEE</i> , 0–7803–1450–6,
5,787,036 A	7/1998	Okazawa	pp. 321–324, 1993.
5,793,079 A		Georgescu et al.	Pickar, K.A., "Ion Implantation in Silicon," Applied Solid
5,801,076 A	9/1998	Ghneim et al.	State Science, vol. 5, R. Wolfe Edition, Academic Press,
5,812,449 A	9/1998	Song	New York, pp. 151–249, 1975.
5,825,686 A		Schmitt-Landsiedel et al.	Bhattacharyya et al., "FET Gate Structure for Nonvolatile
5,836,772 A		Chang et al.	N-Channel Read-Mostly Memory Device," IBM Technical
5,841,700 A	11/1998		Disclosure Bulletin, U.S. IBM Corp. vol. 18, No. 6, p. 1768,
5,847,441 A		Cutter et al.	Nov., 1975.
5,864,164 A	1/1999		Bude et al., "EEPROM/Flash Sub 3.0 V Drain-Source Bias
5,870,335 A	-	Khan et al.	Hot carrier Writing", IEDM 95, pp. 989–992.
5,903,031 A	•	Yamada et al.	Bude et al., "Secondary Electron Flash—a High Perfor-
5,946,558 A	8/1999		mance, Low Power Flash Technology for 0.35 um and
5,963,412 A	10/1999		
5,973,373 A 5,991,202 A	-	Krautschneider et al.	Below", IEDM 97, pp. 279–282. Bude et al. "Modeling Nonequilibrium Hot Carrier Device
5,991,202 A 6,011,725 A	1/1999	Derhacobian et al.	Bude et al., "Modeling Nonequilibrium Hot Carrier Device
6,011,725 A 6,018,186 A	1/2000		Effects", Conference of Insulator Specialists of Europe,
6,020,241 A		You et al.	Sweden, Jun. 1997.
6,028,324 A	-	Su et al.	* cited by examiner
, , , – - 			




FIG.1
PRIOR ART




FIG.2




FIG.3






FIG.4





1

REDUCING SECONDARY INJECTION EFFECTS

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is related to U.S. Ser. No. 09/519,745, filed Mar. 6, 2000.

FIELD OF THE INVENTION

The present invention relates to electrically erasable, programmable read only memory (EEPROM) and nitride, programmable read only memory (NROM) cells in general, and particularly to reducing effects of secondary injection in NROM cells.

BACKGROUND OF THE INVENTION

Floating gate memory cells are used for electrically erasable programmable read only memory (EEPROM) and Flash EEPROM cells. Reference is now made to FIG. 1, which illustrates a typical prior art floating gate memory cell. The floating gate memory cell comprises source and drain portions S and D embedded in a substrate 5 between which is a channel 7. A floating gate 8 is located above but insulated from channel 7, and a gate 9 is located above but insulated from floating gate 8.

For most floating gate cells, the standard electron injection mechanism for programming is channel hot electron injection, in which the source to drain potential drop creates a lateral field that accelerates channel electron e_1 from source S to drain D, as indicated by arrow 6. Near drain D, the high energy electrons e_1 may be injected (arrow 4) into floating gate 8, provided that the gate voltage creates a sufficiently great vertical field.

There is another injection mechanism, known as secondary electron injection. As indicated by arrow 3, some of the channel electrons e_1 create hole and electron pairs through impact ionization of valence electrons in channel 7 or drain D. The probability of the ionization is denoted M_1 and it 40 indicates the ratio between the channel current and the hole substrate current.

Due to the positive potential of drain D, generated electrons e_2 may be collected (arrow 11) by drain D. However, as indicated by arrow 13, holes h_2 may accelerate towards the low substrate potential of substrate 5. On the way, another impact ionization may occur, creating another electron-hole pair e_3 - h_3 with probability M_2 . Holes h_3 are pulled (arrow 15) further into substrate 5 and are no concern. However, electrons e_3 , called secondary electrons, may be accelerated (arrow 17) towards positive gate 9 where, if they have gained sufficient energy, are injected into floating gate 8, this event having a probability of T.

The current for secondary injection is defined as:

$$I_S = I_{ds} * M_1 * M_2 T$$

wherein I_{d3} is the channel current from source to drain.

Because this current is significant, some floating gate devices have been designed to enhance it, thereby reducing 60 programming time and voltages.

The following articles discuss some possible methods to enhance secondary injection:

J. D. Bude et al., "Secondary Electron Flash—a High 65 Performance, Low Power Flash Technology for 0.35 μm and Below", IEDM 97, pp. 279–282;

2

- J. D. Bude et al., "EEPROM/Flash Sub 3.0 V Drain-Source Bias Hot Carrier Wiring", IEDM 95, pp. 989–992; and
- J. D. Bude and M. R. Pinto, "Modeling Nonequilibrium Hot Carrier Device Effects", Conference of Insulator Specialists of Europe, Sweden, June 1997.

These references discuss enhancing the secondary generation and injection generally by means of pocket implants of boron, which is an electron acceptor dopant, in the substrate 5. The pocket implants tend to enhance creation of the electron-hole pairs e₃-h₃, and thus increase the probability M₂.

However, secondary injection is not good for all types of memory cells. For nitride read only memory (NROM) cells, enhancing secondary injection may not enhance the operation of the cell and may be detrimental.

SUMMARY OF THE INVENTION

The present invention seeks to provide methods and apparatus for reducing effects of secondary injection in non-volatile memory (NVM) devices that have a non-conducting charge trapping layer, such as NROM devices. The reduction of the secondary injection improves endurance and reliability. The present invention also provides methods and apparatus for preventing punch-through voltages from detrimentally affecting erase operations in the NVM device that has a non-conducting charge trapping layer.

In the present invention, the probability T of secondary injection may be reduced by reducing the surface concentration of an electron acceptor dopant, such as, but not limited to, boron. Punch-through voltages in erase operations may be controlled by one or several methods. For example, using relatively high negative gate voltages (e.g., in the range of -5 to -7 V) and relatively low bit line (e.g., drain) voltages to erase the memory cell may reduce and suppress surface punch-through. Furthermore, undesirable punch-through currents may be reduced in the substrate by electron acceptor doping far from the gate-substrate interface (i.e., the substrate surface). The electron acceptor doping far from the gate-substrate interface reduces the probability T of secondary injection. The negative gate voltage in erase helps suppress the surface punch-through problem in erase, due to the reduced surface concentration of the electron acceptor dopant.

The surface concentration of the electron acceptor dopant may be reduced and the concentration increased far from the surface by one or several methods. For example, the substrate may be constructed with a double or triple-well process. Doping of the electron acceptor dopant may be constrained to be deep in the NROM cell well or at a medium depth. This may be accomplished, for example, by a deep pocket implant of the dopant. The surface concen-55 tration of the electron acceptor dopant may be reduced by doping the surface with an electron donor dopant, such as, but not limited to, phosphor or arsenic. Although the presence of the electron acceptor dopant deep in the subsume may not reduce the probability M_2 of creating electron-hole pairs e₃-h₃, nevertheless the distance of the dopant from the surface and far from the n+ junction may reduce the probability T of secondary injection, and reduce punch-through.

There is thus provided in accordance with a preferred embodiment of the present invention a method for forming a non-volatile memory (NVM) device, the method including forming two diffusion areas in a substrate, said diffusion areas forming a channel therebetween, the channel being 3

adapted to permit movement of primary electrons to at least one of the diffusion areas, forming a non-conducting charge trapping layer at least over the channel, and managing at least one of movement of secondary electrons from the substrate towards the charge trapping layer and a punch-through voltage in the substrate by controlling a position of a concentration of an electron acceptor dopant in the substrate.

In accordance with a preferred embodiment of the present invention the managing includes concentrating less of the ¹⁰ electron acceptor dopant generally near an upper surface of the substrate, the upper surface including an interface between the substrate and the charge trapping layer, and more of the electron acceptor dopant further from the upper surface of the substrate.

Further in accordance with a preferred embodiment of the present invention the managing includes concentrating most of the electron acceptor dopant generally between a position halfway from the upper surface and a lower surface of the substrate.

Still further in accordance with a preferred embodiment of the present invention the method includes constructing the substrate with at least one of a double-well and triple-well process.

In accordance with a preferred embodiment of the present invention less of the electron acceptor dopant may be concentrated generally near the upper surface of the substrate by concentrating more of an electron donor dopant near the upper surface of the substrate. The electron acceptor 30 dopant may comprise boron. The electron donor dopant may comprise at least one of phosphor and arsenic.

Further in accordance with a preferred embodiment of the present invention the non-conducting charge trapping layer may include an oxide-nitride-oxide (ONO) layer. There is 35 also provided in accordance with a preferred embodiment of the present invention a non-volatile memory (NVM) device including a channel formed in a substrate, two diffusion areas, one on either side of the channel in the substrate, each diffusion area having a junction with the channel, the 40 channel being adapted to permit movement of primary electrons to at least one of the diffusion areas, a nonconducting charge trapping layer formed at least over the channel, and an electron acceptor dopant concentrated less near an upper surface of the substrate, the upper surface 45 including an interface between the substrate and the charge trapping layer, and concentrated more further from the upper surface of the substrate.

In accordance with a preferred embodiment of the present invention the electron acceptor dopant is concentrated at at least 1×1^{17} cm⁻² at a depth of $0.1~\mu m$ from the upper surface of the substrate.

In accordance with another preferred embodiment of the present invention the electron acceptor dopant is concentrated at at least 1×10^{17} cm⁻² at a depth of between 0.1–0.8 μ m and deeper from the upper surface of the substrate.

In accordance with yet another preferred embodiment of the preset invention the electron acceptor dopant is concentrated less than 1×10^{17} cm⁻² at a depth of less than $0.1~\mu m$.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the appended drawings in which:

FIG. 1 is a simplified illustration of secondary injection in a prior art floating gate memory cell;

4

FIG. 2 is a simplified illustration of a non-volatile memory (NVM) device having a surface concentration adapted for reduced secondary injection, constructed and operative in accordance with an embodiment of the invention;

FIG. 3 is a simplified graphical illustration of a concentration of an electron acceptor dopant in terms of depth in the substrate of the NVM device of FIG. 2, in accordance with an embodiment of the invention;

FIG. 4 is a simplified graphical illustration of an effect of reducing all electron acceptor dopant generally near the upper surface of the substrate of the NVM device of FIG. 2, as opposed to the presence of pocket or planar implants, on secondary injection of electrons, in accordance with an embodiment of the invention; and

FIGS. 5 and 6 are simplified graphical illustrations of the effect of a concentration of the electron acceptor dopant deep in the substrate, such as deep in a double or triple well, respectively on programming and erasing, in accordance with an embodiment of the invention.

DETAILED DESCRIPTION OF THE PRESENT INVENTION

Reference is now made to FIG. 2, which illustrates a non-volatile memory (NVM) device 10, constructed and operative in accordance with an embodiment of the invention. The NVM device 10 has a non-conducting charge trapping layer, such as a nitride read only memory (NROM) device, as is now explained.

NVM device 10 preferably includes a channel 12 formed in a substrate 14. Two diffusion areas 16 and 18 are preferably formed on either side of channel 12 in substrate 14, each diffusion area having a junction with channel 12. A non-conducting charge trapping layer, such as, but not limited to, an oxide-nitride-oxide (ONO) layer 20 (i.e., a sandwich of an oxide sub-layer 20A, a nitride sub-layer 20B and an oxide sub-layer 20C) is preferably formed at least over channel 12, and a polysilicon gate 22 is preferably formed at least over ONO layer 20. NROM device 10 may comprise two separated and separately chargeable areas 23A and 23B in the nitride sub-layer 20B, each chargeable area defining and storing one bit.

In accordance with an embodiment of the invention, movement of secondary electrons from substrate 14 towards ONO layer 20 may be managed and may be reduced by controlling a concentration of an electron acceptor dopant in substrate 14. For example, reducing the presence of the electron acceptor dopant generally near an upper surface of substrate 14 (that is, near the interface between substrate 14 and oxide sublayer 20A of ONO layer 20) may significantly reduce secondary electron injection in the direction towards ONO layer 20 and polysilicon gate 22. The electron acceptor dopant may comprise, without limitation, boron.

The surface concentration of the electron acceptor dopant may be reduced and the concentration increased far from the upper surface of substrate 14 by one or several methods. For example, substrate 14 may be constructed with a double or triple implant process. The electron acceptor dopant may be concentrated as a function of depth in the substrate of the NVM device 10, as is further described hereinbelow with reference to FIG. 3. Accordingly, the electron acceptor dopant may be doped by means of a deep or medium-depth pocket implant 24, as indicated generally in FIG. 2. The surface concentration of the electron acceptor dopant may be reduced by doping the surface with an electron donor dopant 25 (indicated generally in FIG. 2), such as, but not limited

to, phosphor or arsenic. Although the presence of the electron acceptor dopant deep in the substrate 14 may not reduce the probability M_2 of creating electron-hole pairs e_3 - h_3 (FIG. 1), nevertheless the distance of the dopant from the upper surface of substrate 14 and far from the n+ junctions 16 and 5 18 will reduce the probability T of secondary injection, and reduce punch-through.

Reference is now made to FIG. 3, which illustrates one example of a concentration of the electron acceptor dopant, e.g. boron, in terms of depth in the substrate of the NVM 10 device 10. It is, however, emphasized that the invention is not limited to the concentration shown in FIG. 3. In FIG. 3, the boron is concentrated at at least 1×10^{17} cm⁻² at a depth of 0.1 μ m from the upper surface of the substrate 14 and deeper (for example, but not necessarily, to a depth of about 15 $0.8 \mu m$). At a depth of less than $0.1 \mu m$, the boron concentration is less than 1×10^{17} cm⁻².

The concentration of the electron acceptor dopant deep in the substrate 14 may reduce punch-through (which is generally undesirable in erase operations on the memory device) 20 deep in the substrate 14. In one embodiment of the present invention, surface punch-through may be reduced in erase operations by using relatively high negative gate voltages (e.g., in the range of -5 to -7 V) and relatively low bit line (e.g., drain) voltages to erase the memory device.

FIGS. 4–6 illustrate the beneficial effects of the reduced surface concentration of the electron acceptor dopant on reducing secondary injection with no adverse effects on operation (programming and erasing) of the NVM device.

Reference is now made to FIG. 4, which illustrates the effect of eliminating the electron acceptor dopant generally near the upper surface of substrate 14, as opposed to the presence of pocket or planar implants, on secondary injection of electrons, normalized to current in the substrate 14 35 device, the method comprising: (I_{sub}), The curves illustrate the normalized write time, in terms of T^*I_{sub} (wherein T is time in seconds and I_{sub} is the substrate current in pA), versus the change in threshold voltage DV_{tr} in volts. To verify that the programming is done by secondary injection, rather than channel hot electron injection, Vds is low (\sim -2V) and Vsub is high (\sim -4 V). Curve 26 is the normalized write time for a boron pocket implant whose dose is 0.75×10^{13} cm⁻², whereas curve **28** is the normalized write time for no boron pocket implant. It is seen that the presence of the pocket implant (curve 28) 45 increases secondary injection by about two orders of magnitude (i.e., about 100 times more).

Curve 30 is the normalized write time for a boron planar implant (implant over the entire channel with maximum concentration next to the ONO surface) whose dose is 50 0.8×10^{13} cm², whereas curve 32 is the normalized write time for no boron ply implant It is seen that the presence of the planar implant (curve 30) increase secondary injection by a factor of about 3,000,000 (three million).

The reduction of the electron acceptor dopant generally 55 near the upper surface of substrate 14 may have insignificant or negligible effect on the operation of NVM device 10. For example, reference is now made to FIG. 5, which illustrates the effect of a deep pocket implant of the electron acceptor dopant on programming. The programming parameters may 60 be, for example, without limitation, a gate voltage of 9 V applied for 2 μ sec. The change in threshold voltage DV_{tr} is plotted for various drain voltages V_d . Curves 34 and 35 are plots of the threshold voltage versus drain voltage for a channel length (L_d) of 0.40 μ m, respectively with and 65 without a deep boron pocket implant. Curves 36 and 37 are plots of the threshold voltage versus drain voltage for a

channel length (L_d) of 0.50 μ m, respectively with and without a deep boron pocket implant. Curves 38 and 39 are plots of the threshold voltage versus drain voltage for a channel length (L_d) of 0.60 μ m, respectively with and without a deep boron pocket implant. It is seen that the concentration of electron acceptor dopant deep in a double or triple well has negligible effect on the programmed threshold voltage.

Reference is now made to FIG. 6, which illustrates the effect of a deep pocket implant of the electron acceptor dopant on erasing. The erasing parameters may be, for example, without limitation, a gate voltage of -5 V applied for 250 μ sec. The change in threshold voltage DV_o is plotted for various drain voltages V_d . Curves 40 and 41 are plots of the threshold voltage versus drain voltage for a channel length (L_d) of 0.40 μ m, respectively with and without a deep boron pocket implant. It is seen that the concentration of the electron acceptor dopant deep in a double or triple well has negligible effect on the erased threshold voltage.

NROM cells may store more than one bit wherein two individual bits, a left-side bit and a right-side bit, are stored in physically different areas of the charge-trapping region. One of the bits may be read with a read current I_r, while the other bit may be read with a reverse current (i.e., in the reverse direction, wherein the roles of drain and source are reversed) I_{rr}. It is important to maintain separation between the two bits of a dual-bit NROM cell.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described herein above. Rather the scope of the invention is defined by the claims that follow:

What is claimed is:

1. A method for forming a non-volatile memory (NVM)

forming two diffusion areas in a substrate, said diffusion areas forming a channel therebetween, said channel being adapted to permit movement of primary electrons to at least one of said diffusion areas;

forming a non-conducting charge trapping layer at least over said channel; and

- managing at least one of movement of secondary electrons from said substrate towards said charge trapping layer and a punch-through voltage in said substrate by controlling a position of a concentration of an electron acceptor dopant in said substrate.
- 2. The method according to claim 1 wherein said managing comprises concentrating less of the electron acceptor dopant generally near an upper surface of said substrate, said upper surface comprising an interface between said substrate and said charge trapping layer, and more of the electron acceptor dopant further from said upper surface of said substrate.
- 3. The method according to claim 2 wherein said managing comprises concentrating less of the electron acceptor dopant generally near said upper surface of said substrate by concentrating more of an electron donor dopant near said upper surface of said substrate.
- 4. The method according to claim 3 wherein said electron donor dopant comprises at least one of phosphor and arsenic.
- 5. The method according to claim 1 wherein said managing comprises concentrating most of the electron acceptor dopant generally between a position half-way from the upper surface and a lower surface of said substrate.
- 6. The method according to claim 1 and further comprising constructing said substrate with at least one of a doublewell and triple-well process.

7

- 7. The method according to claim 1 wherein said electron acceptor dopant comprises boron.
- 8. The method according to claim 1 wherein forming said non-conducting charge trapping layer comprises forming an oxide-nitride-oxide (ONO) layer.
 - 9. A non-volatile memory (NVM) device comprising: a channel formed in a substrate;
 - two diffusion areas, one on either side of said channel in said substrate, each diffusion area having a junction with said channel, said channel being adapted to permit movement of primary electrons to at least one of said diffusion areas;
 - a non-conductive charge trapping layer formed at least over said channel; and
 - an electron acceptor dopant concentrated less near an upper surface of said substrate, said upper surface comprising an interface between said substrate and said charge trapping layer, and concentrated more further from said upper surface of said substrate.
- 10. The device according to claim 9 wherein most of said electron acceptor dopant is concentrated generally between a position half-way from the upper surface and a lower surface of said substrate.
- 11. The device according to claim 9 wherein said substrate 25 is constructed with at least one of a double-well and triplewell process.

8

- 12. The device according to claim 9 wherein an electron donor dopant is concentrated more near said upper surface of said substrate than further from said upper surface of said substrate.
- 13. The device according to claim 12 wherein said electron donor dopant comprises at least one of phosphor and arsenic.
- 14. The device according to claim 9 wherein said electron acceptor dopant comprises boron.
- 15. The device according to claim 9 wherein said non-conducting charge trapping layer comprises an oxide-nitride-oxide (ONO) layer.
- 16. The device according to claim 9 wherein said electron acceptor dopant is concentrated at at least 1×10^{17} cm⁻² at a depth of 0.1 μ m from the upper surface of said substrate.
- 17. The device according to claim 9 wherein said electron acceptor dopant is concentrated at at least 10×10^{17} cm⁻² at a depth of between 0.1–0.8 μ m and deeper from the upper surface of said substrate.
- 18. The device according to claim 9 wherein said electron acceptor dopant is concentrated less than 1×10^{17} cm⁻² at a depth of less than $0.1 \mu m$.

* * * * *