

G,

.

300

.

FIG. 3.

.

j.

÷


#### INVENTOR.

ELORED C. NELSON,

BY

Seymour M. Benberg HIS ATTORNEY.





## Sept. 2, 1958

-

.


### E. C. NELSON

### 2,850,566

### HIGH-SPEED PRINTING SYSTEM

Filed Sept. 8, 1953


8 Sheets-Sheet 3




ELORED C. NELSON,


.

ù



J.





.

.



.


.

.

.

.

### 2,850,566




Sept. 2, 1958

.


.

٩.

ELORED C. NELSON,



OR" GATE



.

.

.

.


ELDRED C. NELSON BY Br Henry Heyman HIS ATTORNEY

#### Sept. 2, 1958 н 2,850,566 E. C. NELSON


HIGH-SPEED PRINTING SYSTEM

8 Sheets-Sheet 8

Filed Sept. 8, 1953



.



1<u>6</u>5.



## AGENT.

# United States Patent Office

### 2,850,566 Patented Sept. 2, 1958

#### 2,850,566

#### **HIGH-SPEED PRINTING SYSTEM**

Eldred C. Nelson, Los Angeles, Calif., assignor, by mesne assignments, to Hughes Aircraft Company, a corporation of Delaware

Application September 8, 1953, Serial No. 379,045

14 Claims. (Cl. 178-23)

### 2

One of the principal disadvantages of these prior art printing systems is that they require tremendous multiplication of electrical circuitry and components, such as vacuum tubes, and are therefore almost prohibitively expensive. Other logical consequences of their inherent δ complexity are unreliability of the system as a whole and excessive size and weight. Another significant disadvantage of these prior art systems is that they are incapable of printing at speeds in excess of five to ten lines per second, even when the intelligence information is restricted to numerical information alone. The present invention, on the other hand, obviates the above and other disadvantages of the prior art printing systems by providing a reliable and relatively inexpensive serially operable high-speed printing system for printing the information characters in a line of intelligence information by sequentially comparing each information character with each type character which is sequentially presented to be printed. According to the fundamental concept of this invention, a plurality of serially applied electrical information signals corresponding respectively to the information characters in the line of intelligence information are sequentially compared with an electrical character signal corresponding to the type character in printing position on an associated printing cylinder to selectively actuate a plurality of associated printing transducers to print on a printing medium the type characters corresponding to the information characters. More particularly, according to the preferred embodiment of the present invention, the electrical information signals correspond respectively to the binary-coded numerical equivalents of the information characters and are serially applied to a single electronic comparator network where they are compared with an electrical character signal which is binary coded in accordance with the rotation of the printing cylinder. The comparator network functions to produce a comparator output signal each time an information character in the line of intelligence information corresponds to the type character in printing position. Each comparator output signal is applied in turn to a distributor network which is connected to the printing transducers and which is responsive to the application of a comparator output signal for selectively energizing the printing transducers. The transducer energized corresponds to the spacing in the line of intelligence information of the information character being compared in the comparator network, thereby printing in the corresponding space on the printing medium the type character corresponding to the information character being compared. Each line of intelligence information is compared sequentially with the type characters which may be printed by continuously recirculating the electrical information signals and by applying these signals to the comparator network once for each different electrical character signal. Accordingly, one comparator output signal is produced for each information character, thereby selectively energizing the printing transducers to print the type characters corresponding to all of the information characters in 60 the line of intelligence information. The printing system of the present invention may include either the conventional straight-line printing cylinder, or a continuously rotatable skeyed-type printing cylinder similar to those disclosed in copending U. S. patent application, Serial No. 360,998, for "Printing Cylinders for High-Speed Printing Systems," by R. A. Hartley, filed June 11, 1953. In addition, by employing an interference type printing transducer similar to that disclosed in copending U. S. patent application, Serial No. 377,818, for "High-Speed Electromechanical Printing Transducer," by S. M. Fomenko et al., filed October 1, 1953, identical information characters in the line of intelligence informa-

This invention relates to a high-speed printing system, 15 and more particularly to a serially operable high-speed printing system in which the information characters in a line of intelligence information to be printed are sequentially compared with each type character which is sequentially presented to be printed.

Relatively recent advances in the field of high-speed electronic data-processing machines have fostered the need for reliable high-speed output devices to convert processed intelligence information in the form of electrical signals to visual indications of the results of the data- 25 processing operation. In particular, there has been an ever increasing need in the art for high-speed printing systems to rapidly convert the electrical output signals from the data-processing machine to a printed record.

The high-speed printing systems of the prior art have 30 one basic mode of operation, namely parallel, wherein all like characters in the line of intelligence information are printed simultaneously, the printing being accomplished by selectively energizing a plurality of printing transducers to bring an intermittently movable printing 35 medium into engagement with a rotatable straight-line printing cylinder having a plurality of longitudinally aligned rows of type characters disposed about its periphery. The number of printing transducers employed is dependent upon the number of line spaces or columns 40 in the line of intelligence information to be printed, one transducer being provided for each column on the printing medium. In these high-speed printing systems of the prior art, each printing transducer is coupled to an associated electronic register, usually a flip-flop counter, the number of counters corresponding to the number of printing transducers incorporated in the system. In operation the signals corresponding to the information characters in the line of intelligence information to be printed are 50 first entered, either serially or in parallel, into the counters corresponding to the spacing of the information characters in the line of intelligence information. The counters are then pulsed in parallel by an electrical pulse signal generated by the associated printing cylinder as it 55 rotates, the count in each counter changing one number for each pulse received, one pulse being received each time the printing cylinder has rotated sufficiently to place the succeeding row of type characters in printing position. As each counter becomes full or empty, depending upon whether a count-up or count-down counting sequence is employed, the counter generates an electrical output signal for energizing its associated printing transducer to print on the printing medium the type character 65 in printing position on the printing cylinder. Thus, if several counters have the same information signals entered therein prior to the pulsing operation, the counters will generate output signals simultaneously for energizing their associated printing transducers simultaneously to print 70 the same information character in their respectively associated columns or spaces on the printing medium.

3

tion may be printed either in sequence, with a skewedtype cylinder, or simultaneously with a straight-line cylinder.

Another basic feature of the high-speed printing system of this invention is the use of logical network theory to 5provide simplified electronic circuits which further increase the inherent reliability and speed of the system and which further decrease both the initial and operating expense of the system. In practice it has been found that the printing system of the present invention is capable of 10printing intelligence information, represented by as many as sixty different type characters, at speeds in excess of fifteen lines per second.

It is, therefore, an object of this invention to provide

of the information character being compared in response to each comparison signal.

The novel features which are believed to be characteristic of the invention, both as to its organization and method of operation, together with further objects and advantages thereof, will be better understood from the following description considered in connection with the accompanying drawings, in which a preferred embodiment of the invention is illustrated by way of example. It is to be expressly understood, however, that the drawings are for the purpose of illustration and description only, and are not intended as a definition of the limits of invention.

Fig. 1 is a block diagram of a high-speed printing sys-

a reliable and relatively inexpensive serially operable 15 tem, according to the present invention; high-speed printing system capable of printing intelligence information, at speeds in excess of fifteen lines per second.

Another object of this invention is to provide a logically designed high-speed printing system for printing the information characters in a line of intelligence informa- 20 tion as corresponding type characters on a printing medium by sequentially comparing the information characters with each type character which may be printed.

It is also an objecct of this invention to provide a highspeed printing system for printing a line of intelligence in- 25 formation by sequentially comparing the information characters in the line of intelligence information with each type character which may be printed to selectively energize a plurality of associated printing transducers to print in corresponding column spaces on a printing 30 medium the type characters corresponding to each of the information characters.

An additional object of this invention is to provide a high-speed printing system for printing the information characters in a line of intelligence information, stored in 35 the form of coded binary numbers, by sequentially comparing electrical information signals, corresponding to the binary numbers, with electrical signals corresponding to the type character in printing position to produce electrical output signals for selectively energizing a plurality 40 of printing transducers, corresponding to the column spacing of the information characters. Still another object of this invention is to provide a high-speed printing system in which electrical signals corresponding to the sequential information characters in a 45 line of binary-coded intelligence information are sequentially compared with electrical signals corresponding to the type character in printing position for energizing a printing transducer, corresponding to the column spacing of the information character being compared, each time 50 the information character being compared corresponds to the type character in printing position. It is another object of this invention to provide a highspeed printing system for printing a line of binary-coded intelligence information by sequentially comparing all of 55 the information characters in the line of intelligence information with electrical signals corresponding to each of the type characters which may be printed for selectively energizing a plurality of printing transducers, corresponding in number to the number of information characters in the line of intelligence information, to print on a printing medium the type characters corresponding to the information characters in the line of intelligence. It is still another object of this invention to provide a high-speed printing system for printing intelligence information, serially presented as electrical information signals corresponding to a plurality of binary-coded information characters, by sequentially comparing the information signals with electrical signals corresponding to the sequential type characters which are in printing position to produce an electrical comparison signal each time an information character corresponds to the type character in printing position, and by selectively energizing a printing transducer corresponding to the column spacing 75

Fig. 2 is a schematic diagram of one form of character counter which may be utilized in the printing system of Fig. 1;

Fig. 3 is a schematic diagram of a serially operable comparator network which may be employed with the character counter shown in Fig. 2 in the high-speed printing system of Fig. 1;

Figs. 4 and 5 are schematic diagrams of a column counter and a transducer energizing network, respectively, which may be employed in combination in the highspeed printing system of Fig. 1 for controlling the energization of the printing transducers;

Fig. 6 is a schematic diagram, partly in block diagram form, of one type of order control network which may be utilized to control the operational functions of the high-speed printing system of Fig. 1;

Fig. 7 is a schematic diagram of a modified character counter which may be employed with the serial comparator of Fig. 3 in the high-speed printing system of this invention;

Figs. 8 and 9 are schematic diagrams of a modified column counter and a transducer energizing network, respectively, which may be employed in the high-speed printing system of this invention;

Fig. 10 is a schematic diagram of a different type of character counter which may be utilized in the high-speed printing system of Fig. 1;

Fig. 11 is a schematic diagram of a parallel comparator circuit which may be utilized in cooperation with the character counter shown in Fig. 10 in the high-speed printing system of Fig. 1;

Fig. 12 is a circuit diagram illustrating a typical "and" gate employing diode rectifiers;

Fig. 13 is a circuit diagram illustrating a typical "or" gate;

Fig. 14 is a perspective view schematically illustrating a printing cylinder mechanism; and

Fig. 15 is a sectional view illustrating a type of printing transducer.

Referring now to the drawings, there is shown in Fig. 1 a serially operable high-speed printing system, according to the present invention, for printing on a printing medium 100 intelligence information stored in the form of binary-coded electrical signals in a data storage unit 102. The high-speed printing system includes four basic com-60 ponents, namely, data storage unit 102 for storing the intelligence information to be printed, a high-speed printer 104 for printing on medium 100 the type characters corresponding to the information characters in the stored intelligence information, a logical control network 106 65 for synchronizing the operation of data storage 102 with printer 104 to control the printing sequence of the individual characters of the stored intelligence information, and a distributor network 108 for selectively controlling the operation of printer 104 so that each information char-70acter is printed in the proper space on printing medium 100. In order to simplify the description of the high-speed printing system of this invention, it will first be assumed that one full line of intelligence information to be printed

#### 5

is stored in data storage unit 102. It will also be assumed for purposes of illustration that each line of intelligence information includes a predetermined number of information characters corresponding to the number of characters which may be printed on one line of printing medium 100, 5 each information character being represented by a sixdigit electrical signal weighted in the 32-16-8-4-2-1 binary code. The time interval required to serially present each binary digit signal of each information character at the output circuit of the data storage unit will 10 hereinafter be termed a digit time interval, while the time required to serially present the six-digit signal corresponding to an information character will be termed a word time interval. Similarly, the time required to serially present the full line of stored intelligence information 15 at the output circuit of the data storage unit will hereinafter be termed a line time interval, while the time required to print the full line of intelligence information will be termed a line printing interval. Data storage unit 102 preferably includes a magnetic 20 memory unit, such as a rotatable magnetic drum 110, an associated clock pulse generator 112, and associated electronic circuits. Magnetic drum 110 is mechanically coupled to and rotated by a drive source 111 in printer 104, and includes at least three magnetic tracks 114, 116, and 25 118 respectively, for storing binary-coded intelligence information and order signals in the form of magnetized cells on the drum periphery. The associated electrical circuits of data storage unit 102 include three reading circuits 120, 122, and 124 which 30 are positioned adjacent magnetic tracks 114, 116, and 118, respectively, and are responsive to the magnetization of their associated tracks for producing electrical signals corresponding to the binary values represented by the magnetization of the tracks. The electrical signals 35 produced by reading circuits 120, 122, 124 are applied, in turn, to three respectively associated flip-flop or bistable multivibrator circuits  $F_I$ ,  $F_W$ , and  $F_O$  to set these flipflops to conduction states corresponding to the binary values represented by the applied signals. Thus, if the 40 magnetization of a particular cell on a magnetic track corresponds to the binary value one, the associated flipflop is set to the conduction state corresponding to the binary value one, whereas the flip-flop is set to the other conduction state if the magnetization of the cell on the 45 associated magnet track corresponds to the binary value zero. It will be assumed that one complete line of binarycoded intelligence information is serially entered on magnetic track 114 through an associated writing circuit, not 50 shown, so that the complete line of intelligence information may be serially read by reading circuit 120 once during each line time interval, thereby serially presenting at the output circuit of flip-flop  $F_{I}$  electrical voltagestate signals corresponding to the sequential binary digits 55 of each of the successive information characters in the stored line of intelligence information. It will also be assumed for purposes of illustration that the intelligence information is serially presented at the output circuit of flip-flop F<sub>I</sub> in the order of least significant binary digit 60 first.

### 6

polarity, one clock pulse occurring during each digit time interval. It will hereinafter be assumed that each clock pulse is relatively sharp negative electrical pulse which occurs at the beginning of each digit time interval. High-speed printer 104 includes three basic elements, namely, drive mechanism 111, a rotatable printing cylinder 132 coupled to the drive mechanism, and a transducer network including a plurality of selectively energizable printing transducers 130-1, 130-2, 130-3, ... 130-(n-2), 130-(n-1), and 130-(n, respectively, positioned adjacent printing cylinder 132 and adapted to cooperate with the printing cylinder for printing intelligence information on printing medium 100.

The printing transducers are operable under the control of distributor network 108 and are preferably of the type disclosed in copending U.S. patent application, Serial No. 377,956, for "Electromechanical Transducers," by E. M. Baldwin et al., filed October 1, 1953. These transducers are preferred because of their relatively high efficiency and their exceptionally high operating speeds. It will be recognized however, that other printing transducers may be utilized with the high-speed printing system of this invention. Printing cylinder 132 may be a skewed-type printing cylinder similar to those disclosed in the aforementioned copending application by Richard A. Hartley, or may be of the conventional straight-line type in which a plurality of rows of type characters are longitudinally disposed about the periphery of the printing cylinder. In each of these two basic forms of printing cylinders, one row of type characters is provided for each different type character which may be printed, each row including a plurality of identical type characters corresponding in number to the number of printing transducers employed in the printer.

A typical example of such a cylinder is illustrated in Fig. 14. In an effort to simplify this illustration, the type characters on the face of the cylinder are represented only as numerals. These type characters are generally designated 160 and range from 0 through 9, circumferentially. The type of printing cylinder herein illustrated involves skewed rows of type characters in which each row represents a different type character and the characters in individual rows are identical. The rows are skewed in an amount wherein the character at one end of one row occupies a position in a plane axially of the cylinder, approximately overlapping the number at the other end of an adjacent row. The minimum number of characters in each row usually corresponds to the number of different characters circumferential of the cylinder. The characters are spaced in the rows as required to provide proper type spacing for printing purposes. A printing transducer is associated with each circumferential ring of characters. These transducers are arranged in spaced relation axially of the cylinder in correspondence with the axial spacing of the characters on the printing cylinder. The printing transducers lie in an axial plane which substantially parallels the axis of rotation of the printing cylinder and are preferably radially disposed of the printing cylinder. Assuming clockwise rotation of the printing cylinder as viewed, the first character of a skewed row which appears beneath a printing transducer is on the left side of the printing cylinder. Continued rotation of the cylinder thus sequentially brings the characters, from left to right of a row, beneath the respective printing transducers. Thus, by controlling the printing transducers in time sequence with the appearance of the characters in a skewed row beneath the respective transducers and further controlling the transducers each time a character in the line of intelligence information to be printed, corresponds to the characters of the type row in printing position, a complete line of characters may be printed across a printing medium such as a web or a sheet of paper passing over the printing cylinder beneath the transducers,

Magnetic track 116 and its associated reading circuit are utilized to set flip-flop  $F_w$  to the conduction state corresponding to the binary value one during the sixth or last digit time interval of each word time interval. Flip- 65 flop  $F_0$ , on the other hand, is set to the conduction state corresponding to the binary value one during the sixth or last digit time interval of the last word time interval of each line time interval. In other words, flip-flop  $F_0$  is set to the conduction state corresponding to the binary 70 value one during the last digit time interval of each circulation of the intelligence information by the magnetic drum.

Clock pulse generator 112 is utilized to produce a periodically recurring electrical clock pulse of predetermined 75

In keeping with the numbering in Fig. 1 of the drawings the transducers are identified as 130-1 through 130-n. It is to be appreciated, however, that in the interest of drawing convenience, a printing cylinder bearing only numeral-type characters has been illustrated in Fig. 14, 5 having a definite length sufficient only to contain the required number of type numbers in the respective skewed rows. Thus, the cylinder is not illustrated with an intermediate break as in Fig. 1. In Fig. 14, the driving means is schematically represented as 111 and the connection 10 of the drive mechanism 111 to the roll of printing material has not been shown. Such details are within the skill of the ordinary mechanic.

7

A type of printing transducer which might be employed

### 8

periphery which subtends a radial angle  $\theta$ , the ratio of the rotational speeds of magnetic drum 110 and printing cylinder 132 may be shown to be

## 360*m*

Logical control network 106 is provided to compare the electrical information signals with electrical signals corresponding to the type character which is in a printing position relative to the printing transducers. The logical control network includes a character counter 134 which presents an electrical character signal corresponding to the type character in printing position, and a comparator network 136 which is connected to clock pulse generator 112, flip-flop  $F_I$ , and character counter 134 for producing and applying to distributor network 108 an electrical output signal each time an information character in the line of intelligence information corresponds to the type character in printing position. Character counter 134 is connected to clock pulse generator 112 and to flip-flop  $F_0$  in order to change the count in the character counter during the last digit time interval of each line time interval to correspond to the next succeeding type character which may be printed. In addition, the character counter is connected to the output circuit of a flip-flop  $F_R$  which is set to the conduction state corresponding to the binary value one during the last line time interval of each line printing interval in order to reset the count in the character counter to zero after each line of intelligence information has been printed on the printing medium. Flip-flop  $F_R$  may be actuated from drive mechanism 111, as shown in Fig. 1, or may be actuated from a line time interval counting circuit in the data storage unit if desired. The function of distributor network 108 is to selectively actuate the printing transducers, in response to output signals from the comparator network, to print each information character in the line of intelligence information as a corresponding type character in its proper line spacing on printing medium 100. The distributor network includes a column counter 138 which is connected to the output circuit of flip-flop  $F_w$  and to clock pulse source 112 in order to count the number of word time intervals in each line time interval. Thus, the electrical output signal from column counter 138 corresponds to the spacing in the line of intelligence information of the character being compared in comparator network 136. In addition, the column counter is connected to the output circuit of flip-flop Fo for resetting the counter to zero count during the last digit time interval of each line time interval. The distributor network also includes a transducer energizing network 140 which is connected to each of the printing transducers and to the output circuits of column counter 138 and comparator network 136. The 55transducer energizing network is operable under the control of column counter 138 for sequentially rendering the printing transducers energizable and is responsive to an output signal from the comparator network for energizing the particular printing transducer which corresponds to the line spacing of the information character being compared. The high-speed printing system of this invention also includes an order control network 142 which is connected to flip-flops  $F_I$  and  $F_W$  and to clock pulse generator 112, and which is responsive to predetermined binary-coded electrical signals in the line of intelligence information for controlling certain operational sequences of the printing system. For example, the order control network may be utilized to actuate the printing system to skip or slough a predetermined number of lines on the printing medium between successive printings of two lines of intelligence information. Again, the order control network may be utilized for indicating when additional intelligence in-

15with the arrangement herein illustrated appears in Fig. 15 and is identified 130-1. Since the printing transducers are identical, this illustration, of course, is typical of all of the transducers. Reference is made hereinabove to a patent application of E. N. Baldwin et al. for "Electromechanical Transducer." The transducer therein illus- 20 trated differs in principle from that illustrated in Fig. 15 depending primarily upon the kinetic energy stored in a rotating body for supplying mechanical energy for operating the printing hammer. The representation in Fig. 15 in this application is purely of a schematic nature to 25 indicate an operable arrangement for actuating the type hammer and is not to be construed as representing a preferred way or the only way of actuating the type hammer.

In Fig. 15 type hammer 161 is driven by a solenoid 30 plunger 162 which is spring loaded by a spring 163 to the retracted position illustrated. The solenoid plunger 162 is slidably mounted in a housing 164 of magnetic material and the plunger mass is axially eccentric with respect to the magnetic field produced by an annular coil 165 dis- 35 posed within the magnetic housing and through which the solenoid plunger strokes. It will be appreciated that energization of coil 165 produces a magnetic field linking the solenoid plunger 162 and the plunger moves in a direction tending to center its mass in the magnetic field. 40 The direction of motion being downwardly, as viewed, compressing spring 163 and displacing type hammer 161 downwardly. For the position of the printing transducers illustrated in Fig. 14 this downward displacement of the type hammer impinges printing sheet 100 against the char- 45 acters on the printing cylinder transferring the character impression by means of a carbon tape, not shown, or other suitable printing transfer medium, on to the underside of the printing sheet 100. The manner in which the selective and synchronous control of the transducers 50 is achieved for printing a line of intelligence information is described hereinafter. Further details as to a practical type of printing transducer and further details with respect to the printing cylinder per se may be had by reference to the aforesaid copending applications of E. M. Baldwin et al. and Richard A. Hartley, respectively. Printing cylinder 132 is preferably continuously rotated by drive mechanism 111, although intermittent rotation of the type cylinder is permissible with the conventional printing cylinders of the prior art. The speed of rota- 60 tion of the printing cylinder relative to that of magnetic drum 110 is such that the complete line of intelligence information is serially presented at the output circuit of flip-flop  $F_I$  once for each row of type characters on the printing cylinder, or in other words, a different row 65 of type characters is presented for printing during each successive line time interval. For example, if it is assumed that printing cylinder 132 includes m rows of type characters uniformly spaced about the printing cylinder periphery, and that the complete line of intel- 70 ligence information is scanned once per revolution of magnetic drum 110, the magnetic drum is rotated through *m* revolutions for each revolution of the printing cylinder. If, on the other hand, m rows of type characters are disposed about only a portion of the printing cylinder 75 formation should be entered on magnetic drum 110.

### 9

In addition to instituting these operations, the order control network may be employed to temporarily suppress or prevent the printing cf characters on the printing medium while other operations are being performed. As shown in Fig. 1, therefore, the order control network is connected to comparator network 136 by a conductor 144 and to drive mechanism 111 in printer 104 by a conductor 146 in order to provide "on-off" control of the printing operation and to provide for sloughing of printing medium 100. In operation, the control network 10 presents a relatively high-level voltage on conductor 144 when it senses that printing operations should be performed, and a relatively low-level voltage at all other times.

### 10

the 30 identical type characters in a first row on printing cylinder 132 is capable of printing the numeral 0 through an intervening carbon paper or print ribbon onto an advancing paper record medium, whenever the paper is pressed against the type character by a printing transducer. The type characters in succeeding rows of print cylinder 132 can print the numerals and characters 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, etc., respectively. It will be noted that the binary number 011111 is utilized to represent a blank space in the line of intelligence information and does not actually represent a type character. Consequently, the character counter may be constructed to skip this particular count, or, on the other hand, a vacant type row may be provided on the printing In order to more clearly describe the operation of the 15 cylinder periphery. In addition, it will be noted that the binary number 111101 is utilized for actuating control network 142 to stop the printing operation, whereas the binary number 111110 is employed to signify that printing operations should be resumed. To further illustrate the arrangement of the type characters upon printing cylinder 132, in the following Table I-A, the numerals 0 through 9 and the alphabetical characters A through D are arranged in rows and columns in the same relative positions in which the corresponding type characters are disposed on the surface of the described embodiment of printing cylinder 132.

high-speed printing system of the present invention, it will be assumed that the printing system is capable of printing 60 different characters corresponding, respectively, to 60 of the 64 possible code combinations of the six-digit binary code. It will also be assumed that two 20 of the remaining four combinations of digits correspond to order control signals which are recognizable by order control network 142 for separating the printing operation from the other operational functions of the printing system, and that one of the remaining two binary numbers 25 corresponds to a blank space. The following illustra-

#### Table I-A

0 0  $2 \ 2 \ 2$ 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 5 - 5 -5 - 5 66 6 6 6 6 6 77 **8 8 8 8 8 8 8 8 8** 9 9 9 9 9 9 9 9 9 888888888888 9999999999999 8 9 

 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 

tive table correlates the six-digit binary code with the order control signals and the 60 different type characters which may be printed:

Table I

					i	
Binary	Type	Binary	Type	Binary	Type character	
Number	character	number	character	number		4
<u></u>		·		· · · · · · · · · · · · · · · · · · ·		•
000000		010101	-			
000000	0	010101		101010		
000001	l l	010110	M	101011	•	
000010	$\frac{2}{2}$	010111		101100	%	
000011	3	011000	0	101101	% @ &	
001000	4	011001	P	101110	Č	. سو
000101	5	011010	Q	101111		5
000110	6	011011	Q R	110000	1	
000111	7	011100	S	110001		
001000	8	011101	$\tilde{\mathbf{T}}$	110010	6	
<b>601</b> 001	9	011110	<b>n</b>	110011	_JL_	
001010	Ā	011111	(Blank)	110100	===	
001011	B	100000	V	110100	*	
001100	õ	100001	ŵ			
001101	Ď	100010	• F I		<b>Jun</b>	5
001110	т Т	100011	X Y		· +	
001111	E F		Ž	111000	-	
010000	- <u>5</u>		Z,	111001	Φ	
010001	G H	100101	1	111010	<b></b>	
	<b>–</b>	100110	1	111011	i	
010010	÷ į	100111	\$	111100	c/o	
010011	J	101000	<b>,</b> t	111101	Stop printing;	
010100					order follows.	6(
010100	K	101001	#	111110	Resume print-	
			-		ing.	
		ļ		111111	D.	
		ii		<b>ا</b>		

Additional rows of type characters are provided on **4**0 printing cylinder 132 for the printing of the remaining characters of the alphabet and for the printing of punctuation marks and other indicia as indicated in Table I. An individual printing transducer is associated with each column of type characters on printing cylinder 132. Thus, 45 for the described 30-column printing cylinder, there are provided 30 printing transducers designated 130-1, 130-2, to 130-n, respectively, where n is equal to 30.

These printing transducers, as shown in Fig. 1, may be arranged in a single row adjacent printing cylinder 132 50 and parallel to the rows of type characters, each printing transducer being positioned with respect to the type characters in its associated column so that it is operable when appropriately energized by network 140 for hammering the intervening portion of record medium 109 against the printing face of the type character in its associated column which has reached a printing position immediately opposite the printing transducer. The engagement of record medium 100 with the type character which has reached printing position causes the character to be 30 printed upon the record medium. Thus, for example, printing transducer 130-1 is selectively operable for printing any one of the 60 type characters contained in the first column of printing cylinder 132 upon the corresponding first column of record medium 100, while the printing transducer 130-3 is similarly operable for printing a predetermined character in the third print column of record medium 109. The particular embodiment of the invention which is to be described is adapted for printing a complete line of information during a single revolution of printing cylinder 132. If it be assumed that a line of intelligence information which is to be printed contains the numeral 0 at the 12th, 29th, and 30th columns, then as that row of print cylinder 132 which comprises 30 identical 0 type characters attains the printing position, transducers 130-12, 130-29,

If it is assumed that character counter 134 counts sequentially in the conventional six-digit binary code, the 65 rows of type characters on printing cylinder 132 are positioned about the periphery of the printing cylinder in accordance with the sequence of characters set forth in Table I. For example, in a conventional straight line embodiment of printing cylinder 132, each row of type char- 70 acters on the printing cylinder may comprise 30 identical raised or elevated type characters disposed longitudinally along the surface of the cylinder in a line substantially parallel to the axis of the cylinder. In accordance with the sequence of type characters shown in Table I, each of 75

and 130-30 are energized by network 140 to print the desired character in the named columns. Similarly, as succeeding rows of type characters attain the printing position, the appropriate transducers are energized, so that by the time a complete revolution of print cylinder 132 5 has been completed, the complete line of intelligence information is printed upon record medium 100.

The described sequence of operations will be clarified at a later point in the specification by the information presented in Table II, and by the descriptive material 10 supplied in connection with Table II.

When the high-speed printing system of Fig. 1 is placed in operation, character counter 134 and column counter 138 may assume any arbitrary counts, due to circuit transients and allied phenomena, and may not respectively represent the type character in printing position and the proper line spacing of information characters, as desired. As printing cylinder 132 finishes its first revolution, however, the character counter is reset to zero count during the last digit time interval of the last line time 20 interval through the combined signals from flip-flop  $F_{R}$ ,

### 12

counter, in turn, control transducer energizing network 140 for sequentially rendering each of the printing transducers energizable in accordance with the column count. Consequently, the printing transducer corresponding to the line spacing of the compared information character is selectively energized to print each time an electrical signal is applied to the transducer energizing network from comparator network 136.

It may be recalled that the complete line of intelligence information is continuously recirculated in data storage unit 102 and is serially applied to the comparator network once during each line time interval. Accordingly, the information signals representing each character in the line of intelligence information are compared with each different count to which the character counter is in-15 dexed, thereby enabling the high-speed printing system of this invention to print the complete line of intelligence information during only one revolution of the printing cylinder. The following table inllustrates the sequence in which a typical 30-space line of intelligence information may be printed:

Table II

												L	ine	spac	lng	or	colu	mns	3							_				
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
Line to be printed	A	С	c	0	U	N	Т		#	3	2	0	7				3		С	A 	M			@		\$	5	•	0	0
Line time intervals: 1	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		Ĭč	000000000000000000000000000000000000000		NNNNNNN	T T T T T T T T		###								ω το		000000000000000000000000000000000000000	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	ſ	00000000000000000000000000000000000000		@@		<del>60 69 69</del>	5			

 $F_0$  and clock pulse generator 112. Similarly, at the end  $_{45}$ of the first line time interval, the column counter is reset to zero count by the combined effects of the clock pulse signals and the output signals from flip-flop Fo. Consequently, as the printing cylinder and the magnetic drum continue to rotate thereafter, the binary counts stored in 50 the character counter and in the column counter are continuously indexed from data storage unit 102 and printer 104, thereby respectively presenting electrical output signals corresponding to the type character in printing position and the information character being com- 55 pared.

Assume now that a line of intelligence information has been entered on magnetic track 114 of the magnetic drum and that a high-level voltage is applied to comparator network 136 from order control network 142 to indicate that 80 the intelligence information is to be printed. The complete line of intelligence information is serially applied to comparator network 136 from flip-flop  $F_I$  once during each line time interval, the binary digit signals corresponding to each information character being compared 65 with the binary digit signals corresponding to the type character in printing position. Each time an information character signal correspondings to a type character signal, an electrical output signal is applied to transducer energizing network 140. During the comparison interval, the count in column counter 138 is advanced once each word time interval in accordance with the spacing in the line of intelligence information of the characters being compared. The electrical signals corresponding to the count in the column 75 pared are identical, the comparator network applies an

Printing medium 100 may be advanced continuously by drive mechanism 111 during the line printing operation or may be advanced intermittently when the complete line of intelligence information has been printed. Each of these techniques is discussed in more detail in the above-mentioned copending application by Hartley. In addition, the printing medium may be more rapidly advanced a predetermined number of lines when desired by the application to drive mechanism 111 of an electrical signal from order control network 142. This function of the order control network will be described in more detail below with regard to Fig. 6.

It will be recognized, of course, that the high-speed printing system shown in Fig. 1 may employ numerous component circuits well known to the art and is especially adaptable to the use of various component circuits well known in the field of electronic high-speed digital computing machinery. Several different electronic circuits which may be employed in the high-speed printing system of this invention will now be described. As set forth above, the electronic circuits utilized in character counter 134 and comparator network 136 are preferably selected to serially compare the information characters in the line of intelligence information with the count stored in the character counter. More particu-70 larly, the logical control network preferably untilizes a serially operable comparator network, for comparing the successive binary information character signals with the correspondingly weighted character counter signals, least significant binary digits first. If the signals being com-

### 13

electrical output signal to distributor network 108 during the last digit time interval of the associated word time interval.

It will be recognized that if a serial comparator network is to be utilized in logical network 106, character 5 counter 134 should not only be capable of counting in the binary system of numbers during the last digit time interval of each line time interval, but should also be able to operate as a six binary digit circulating register in order to serially apply to the comparator network, 10 during each word time interval, the six successive binary digits of the binary-coded character count. In addition, the character counter should be capable of being reset to zero count at the end of each revolution of the printing cylinder to insure that the character count corre- 15 sponds to the type character in printing position. Referring now to Fig. 2, there is shown a high-speed electronic character counter 200 for accomplishing the above-mentioned results, counter 200 including six flipflops,  $F_1$ ,  $F_2$ ,  $F_3$ ,  $F_4$ ,  $F_5$ , and  $F_6$ , respectively, and six 20 respectively associated gating matrices 201, 202, 203, 204, 205, and 206 which intercouple the input circuits of their associated flip-flops with the output circuits of flip-flops  $F_{O}$  and  $F_{R}$  for controlling the operation of the counter. In order to more clearly describe the structure and op- 25 eration of the character counter shown in Fig. 2 and of the other electrical circuits to be described later, it will be advantageous to first consider briefly the electrical connections of a typical flip-flop circuit and to describe how the mechanization and function of specific gating ma-30trices may be expressed in terms of logical or Boolian algebraic equations. Each flip-flop or bistable multivibrator includes two input terminals, hereinafter termed the *j*-input and the kinput terminals, respectively, and two output terminals 35 for producing complementary bivalued electrical output signals hereinafter termed Q and  $\overline{Q}$ , respectively. Signals applied separately to the *j*-input and *k*-input terminals set the flip-flop to conduction states corresponding to the binary values one and zero, respectively, while signals applied simultaneously to both input terminals trigger or change the conduction state of the flip-flop. The jand k-inputs to any particular flip-flop will hereinafter be designated by a numerical sub-script corresponding to the numerical designation of the particular flip-flop. 45 When the flip-flop is in the conduction state corresponding to the binary value one, signals Q and  $\overline{Q}$  have relatively high-and-low level voltages, respectively, whereas signals Q and  $\overline{Q}$  have relatively low-and-high level volt- 50 ages, respectively, when the conduction state of the flipflop corresponds to the binary value zero. The Q and  $\overline{Q}$ output signals from any particular flip-flop will hereinafter be designated by a numerical subscript corresponding to the numerical designation of the flip-flop which 55 produces the output signals. For example, the complementary output signals from flip-flop Fo will be designated  $Q_0$  and  $\overline{Q}_0$ , while the output signals from  $F_R$  will be designated  $Q_R$  and  $\overline{Q}_R$ , respectively. A typical flipflop circuit is shown in Fig. 4 of the copending U. S. 60 patent application, Serial No. 322,665, for "Arithmetic Units for Binary-Coded Decimal Computers," by Eldred C. Nelson, filed November 26, 1952. Each of gating matrices 201 through 206 includes one or more logical "and" and "or" gates, such as gates 208 65 and 210, respectively, which are interconnected and mechanized in accordance with logical equations representing the various functions of the character counter, such as shift, count, and reset. In operation, each "and" gate produces a high-level output signal corresponding to the 70 binary value one, only when all of the associated input signals are likewise at their high-level values; whereas each "or" gate produces a high-level output signal when any one or all of the associated input signals are at their high-level values. The above-mentioned copending ap- 75

### 14

plication by Nelson also includes a detailed description of the structure of logical gating circuits and the manner in which they may be mechanized in accordance with logical equations. It will be understood, of course, that both the logical gating circuits and the flip-flop circuits may include either vacuum tubes or passive element electronic devices, such as semiconductor diodes and transistors.

For purpose of illustration and further clarification, there is shown in Fig. 12 a typical "and" gate 250, empolying diode rectifiers and adapted for combining three arbitarary input signals  $Q_x$ ,  $Q_y$ , and  $Q_z$  to produce an output signal  $Q_x \cdot Q_y \cdot Q_z$  which is at its high level only when all of the input signals are at their high levels. As shown in Fig. 12, within "and" gate 250, each of the input signals  $Q_x$ ,  $Q_y$ , and  $Q_z$  is applied to the cathode of a respectively associated diode rectifier, the anodes of these three diodes being connected together at a common terminal 251. Terminal 251 is connected to an output conductor 252 and is also coupled through a resistor 253 to a source of positive voltage, not shown. In operation, if it be assumed that the level of the voltage source is higher than the high level of any of the input signals, then it is clear that if all of the input signals are at their high levels, the voltage at terminal 251 will be maintained at the common high level. However, if any of the input signals should be at its low level, the associated diode will conduct strongly to maintain the voltage at terminal 251 at the low level. It should be clear that additional signals may be combined in the "and" gate through provision of additional diode rectifiers. A typical "or" gate 260 is illustrated in Fig. 13. "Or" gate 260 is adapted for combining the arbitrary input signals  $Q_x$ ,  $Q_y$ , and  $Q_z$  to produce a corresponding output signal  $Q_x + Q_y + Q_z$ . Within "or" gate 260, each of the input signals  $Q_x$ ,  $Q_y$ , and  $Q_z$  is applied to the anode of a respectively associated diode rectifier, the cathodes of the three diodes being connected together at a common terminal 261. Terminal 261 is connected to an output conductor 262 and is also coupled through a resistor 263 to a point at ground potential. In operation, if any of the input signals is at its high level, the associated diode will conduct strongly to thereby maintain terminal 261 at the high voltage level. Considering first the shifting function of the character counter shown in Fig. 2, it may be recalled that in order to operate with a serially operable comparator network, the binary count in the character counter must be circulated through the counter once during each word time interval. If it is assumed that the output signals from flip-flop  $F_8$  are applied to the comparator network and that the least significant binary digit of the stored count is normally stored in this flip-flop, it is clear that the binary number stored in the counter must be circulated from left to right, as viewed in Fig. 2, in order to sequentially present the successively higher weighted binary digit signals at the output terminals of flip-flop  $F_6$ . The shifting function of counter 200 may, therefore, be expressed by the following logical equations:

 $^{n}1S = \Sigma 6 \cdot \Sigma 0 \cdot \nabla P$ (2) $j_{2s} = Q_1 Q_0 C_p$ (3)  $k_{2S} = \overline{Q}_1 \cdot \overline{Q}_0 \cdot Cp$ (4)  $j_{3S} = Q_2 \cdot \overline{Q}_0 \cdot Cp$ (5)  $k_{3S} = \overline{Q}_2 \cdot \overline{Q}_0 \cdot Cp$ (6)  $j_{4S} = Q_3 \cdot \overline{Q}_0 \cdot Cp$ (7)  $k_{4S} = \overline{Q}_3 \cdot \overline{Q}_0 \cdot Cp$ (8)  $j_{5S} = Q_4 \cdot \overline{Q}_0 \cdot Cp$ (9)  $k_{5S} = \overline{Q}_4, \overline{Q}_0, Cp$ (10) $j_{\theta S} = Q_5 \cdot \overline{Q}_0 \cdot Cp$ (11) $k_{6S} = \overline{Q}_5 \cdot \overline{Q}_0 \cdot Cp$ (12)

15

2,850,566

where the dot (.) represents the logical "and" function, Cp represents the clock pulse signal, and  $\overline{Q}_0$  is a signal indicating that it is not the last digit time interval of a line time interval. For example, if it is not the last digit time interval of a line time interval  $(\overline{Q}_0)$ , "and" the binary digit one is stored in flip-flop  $F_{\theta}$  (Q<sub> $\theta$ </sub>), the clock pulse signal is applied to the *j*-input of flip-flop  $F_1$  in accordance with Equation 11 to set the flip-flop to the conduction state corresponding to the binary digit value one. If prior to the application of the clock pulse, flipflop  $F_5$  was in its conduction state corresponding to the binary digit value zero  $(\overline{Q}_5)$ , the clock pulse signal is simultaneously applied to the k-input of flip-flop  $F_{\beta}$  in accordance with Equation 12 to set flip-flop  $F_8$  to the 15 conduction state coresponding to the binary value zero. Thus the six-digit binary number stored in character counter 200 is completely circulated once each six clock pulses, or in other words, once per word time interval, thereby serially presenting at the output circuit of flip-20flop  $F_6$  electrical signals corresponding to the sequential binary digits of the stored binary count. Considering now the counting function of counter 200, it may be recalled that the stored count must be advanced to the next binary count during the last digit time 25 interval of each line time interval  $(Q_0)$ . It is apparent, however, that in the digit time interval preceding the receipt of signal  $(Q_0)$ , or in other words, during the fifth digit time interval of the last word time interval, the least significant binary digit of the character count is 30 stored in flip-flop  $F_5$ . Accordingly, during the last digit time interval of the line time interval (Q<sub>0</sub>), the stored count must be changed to correspond to the next succeeding type character in printing position and must simultaneously be shifted one digit in order to store the 35 least significant binary digit of the new count in flipflop **F**<sub>6</sub>.

### 16

the above logical equations are simplified forms and may be transformed to other equivalent forms by applying logical network theory. A comprehensive treatment of this subject may be found in copending U. S. patent application, Serial No. 327,131, for "Binary-Coded Flip-Flop Counters," by Robert Royce Johnson, filed December 20, 1952. It will also be recognized that if the count is always reset to zero before the counter has achieved its maximum count, the term  $(Q_6.Q_2.Q_3.Q_4.Q_5)$  in Equation 14 may be omitted since this term is only employed for setting flip-flop F<sub>6</sub> to zero after the maximum count has been achieved.

The combined gating functions of character counter 200 may be determined by combining Equations 1 through 12 with Equations 13 through 24 and introducing a reset function for resetting all flip-flops to zero at the end of each revolution of the printing cylinder. The reset function is derived from flip-flops  $F_{\mathbf{R}}$  and  $F_{\mathbf{O}}$  and is expressed by the function  $k_R = Q_O Q_R$  which indicates that a reset pulse is applied to the k-input of each of the counter flipflops during the last digit time interval before printing cylinder 132 starts its next revolution. In addition to providing a reset pulse, it is also desirable to inhibit the application of a clock pulse signal to the j-input of any flip-flop during the digit time interval when the counter is being reset to zero in order to prevent a flip-flop from being triggered to the conduction state corresponding to the binary value one. This may be accomplished by including the "or" function  $j_R = (\overline{Q}_O + \overline{Q}_R)$  in the *j*-input functions to all flip-flops, thus signifying that a pulse may not be applied to a *j*-input when the counter is being reset. For example, referring for the moment particularly to flip-flop  $F_1$ , combined shifting-counting-reset functions  $j_1$  and  $k_1$  may be obtained for the j and k inputs, respectively, of flip-flop  $F_1$  by combining the  $j_{1S}$  (shift) function, the  $j_{1C}$  (count) function, and the  $j_{R}$  (reset) function, to form the  $j_1$  function, and by combining the  $k_{1S}$ ,  $k_{1C}$ , and  $k_{\rm R}$  functions to form the  $k_1$  function. The desired function  $j_1$  may be defined in the following manner:

For example, if the binary number 011101 is being

circulated in the character counter once during each word time interval, the position of the count in flip-flops  $F_1$  40 through  $F_6$  during the penultimate digit time interval of the line time interval is such that the most significant binary digit is stored in flip-flop  $F_6$  while the least significant digit is stored in flip-flop  $F_5$ , thereby giving the appearance that the binary number 111010 is stored in 45 the counter. During the next digit time interval, therefore, the count must be changed to the next succeeding binary number 011110 with the least significant binary digit again stored in flip-flop  $F_6$  and the most significant binary digit again stored in flip-flop  $F_1$ . 50

The counting function of character counter 200 may be expressed by the following logical equations:

$$j_1 = (j_{1S} + j_{1C}) \cdot j_R$$
 (25a)

Remembering that:

$$\begin{array}{l}
 j_{1S} = Q_6 . \overline{Q}_0 . Cp & (1) \\
 j_{1C} = Q_0 . Q_6 . Cp & (13) \\
 j_R = (\overline{Q}_0 + \overline{Q}_R) . Cp & (25b)
 \end{array}$$

Then it is clear that:

 $j_1 = (Q_6.\overline{Q}_0.Cp + Q_6.Q_0.Cp).(\overline{Q}_0 + \overline{Q}_R).Cp$  (25c) Equation 25c may be simplified by factoring Cp from one of its terms:

5  $j_1 = (Q_6 \cdot \overline{Q}_0 + Q_6 \cdot Q_0) \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp \cdot Cp$  (25d) In the logical algebra, a term such as A.A is equal to A. Similarly,  $Cp \cdot Cp = Cp$ . Therefore:

$$j_1 = (Q_6 \cdot \overline{Q}_0 + Q_6 \cdot Q_0) \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp \qquad (25e)$$

<sup>60</sup> Equation 25*e* may be further simplified by factoring out  $Q_6$  to obtain:

(4CQO)(Q3)Q5TQ3)Q5TQ5DP	(21)
$j_{5C} = Q_0 Q_4 C_p$	(22)
$k_{5C} = Q_0 \cdot Q_4 \cdot C_p$	
j <sub>6C</sub> =Q <sub>0</sub> .Q <sub>5</sub> .Ср	(23)
$k_{BC} = Q_0 Q_5 C_p$	(24)

where the plus (+) represents the logical nonexclusive "or" function. For example, Equation 20 signifies that a clock pulse signal (Cp) is applied to the k-input terminal of flip-flop  $F_4$  when it is the last word time interval of a line time interval  $(Q_0)$  "and" either binary ones are stored in flip-flops  $F_3$  and  $F_5$   $(Q_3.Q_5)$  "or" (+) binary zeros are stored in flip-flops  $F_3$  and  $F_5$   $(\overline{Q_3.Q_5})$ .

It will be recognized by those skilled in the art that 75

 $j_1 = (\overline{Q}_0 + Q_0) \cdot Q_0 \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp \qquad (25f)$ 

65 Those skilled in the art will readily recognize that  $(\overline{Q}_0 + Q_0) = 1$ , since the signals  $\overline{Q}_0$  and  $Q_0$  are complementary and, therefore, one of these signals must be at its high (1-representing) level, while the other signal is at its low (0-representing) level.  $(\overline{Q}_0 + Q_0)$  must, there-70 fore, equal (1+0) which is, in turn, equal to 1. By substituting 1 for the term  $(\overline{Q}_0 + Q_0)$  in Equation 25f there is obtained a complete simplified logical Equation 25 for the desired shifting-counting-reset function  $j_1$ :

$$j_1 = Q_6 \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp \tag{25}$$

#### 17

The desired shifting-counting-reset function  $k_1$ , which may be defined by the logical Equation  $k_1 = k_{1s} + k_{1c} + k_R$ , may be similarly derived from the corresponding separate shift, count, and reset functions.

In the same manner, the j and k gating functions for 5 each of the flip-flops of character counter 200 may be similarly derived.

The complete gating functions of character counter 200, including the shifting, counting and reset functions may be expressed by the following simplified logical equations: 10

#### (Gating matrix 201)

$$i_1 = Q_{\theta} \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp \qquad (25)$$

$$k_1 = [\overline{Q}_{\theta} \cdot (\overline{Q}_0 + \overline{Q}_2 + \overline{Q}_3 + \overline{Q}_4 + O_5) + Q_0 \cdot Q_0] \cdot Cp \quad (26)$$

### 18

1 or 0 value in accordance with the foregoing rules. The signals  $(\overline{Q}_5)$ ,  $(Q_0)$ , and  $(\overline{Q}_R)$  are combined in an "and" gate 214 to produce an electrical output signal corresponding to the term  $(\overline{Q}_5, Q_0, \overline{Q}_R)$ . The output signals from each of "and" gates 212 and 214 are then combined in an "or" gate 216 to produce a high-level (1-representing) electrical output signal corresponding to the term  $(Q_5.\overline{Q}_0 + \overline{Q}_5.Q_0.\overline{Q}_R)$ , the output signal from the "or" gate being applied to a clock pulse "and" gate 220 which is connected to the *j*-input of flip-flop  $F_{\theta}$  and has an additional input terminal connected to the clock pulse generator for receiving the clock pulse signal (Cp). Each clock pulse "and" gate is structurally similar to the other "and" gates and differs only functionally in that it is selectively operable to pass the applied clock pulse signal to its associated flip-flop input circuit, only when all of the voltage-state signals applied to the input terminals of the "and" gate are at their high-level (1-representing) values. Equation 36 is similarly mechanized by three "and" gates 224, 226, and 228 corresponding to the terms  $(Q_5,Q_0)$ ,  $(Q_5,Q_0)$ , and  $(Q_0,Q_R)$ , respectively, an "or" gate 230, and a clock pulse "and" gate 232 having its 25 output terminal connected to the k-input of flip-flop  $\mathbf{F}_{\theta}$ . Gate 228 is located outside of gating matrix 206 because the combined signal  $(Q_0, Q_R)$  is also applied to matrices 201 through 205 for partially mechanizing Equations 26, 28, 30, 32, and 34. It will be recognized by those skilled in logical algebra, of course, that Equations 25 through 3036 may be transformed by Boolian algebra to permit modified mechanizations of the equations, and consequently, the mechanization of the gating matrices shown in Fig. 2 is merely illustrative. In the foregoing description of the structure of charac-35ter counter 200, the following pattern of explanation has been followed: First, logical Equations 1 through 12 were presented and fully explained, these equations being representative of gating structure which could accomplish the desired shifting function of counter 200. Next, logical Equations 13 through 24 were presented which were representative of gating structure for the accomplishment of the counting function of character counter 200, and also for the accomplishment of an additional shift of information within character counter 200 in conjunction with each increase of count in the counter. Next, the reset function  $Q_0 Q_R$ , for the k-inputs to the flip-flops of counter 200, was presented and explained, and an associated reset function  $\overline{Q}_{o} + \overline{Q}_{R}$ , for the inhibition of clock pulse signals to the *j*-inputs of the flip-flops of counter 200 during the reset interval, was also presented and described. Then, to obtain the complete combined shifting-counting-and reset functions represented by logical Equations 25 to 36, the separate corresponding shift functions, count functions, and reset functions were com-55 bined and simplified in accordance with the laws of the logical algebra.

 $\sim 1 \simeq 1 \simeq 0 = 1 \simeq 0 \simeq R = 0 P (20)$ (Gating matrix 202)  $j_2 = Q_1 \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp$ (27) $k_2 = [Q_0, Q_1, Q_3, Q_4, Q_5 + \overline{Q}_1, (\overline{Q}_0 +$  $\overline{Q}_3 + \overline{Q}_4 + \overline{Q}_5) + Q_0 Q_R ].Cp$ (28) 20 (Gating matrix 203)  $j_3 = Q_2 (\overline{Q}_0 + \overline{Q}_R) C_p$ (29) $k_3 = \{\overline{Q}_0, Q_2, Q_4, Q_5 + \overline{Q}_2, (\overline{Q}_0 + \overline{Q}_4 + \overline{Q}_5) + Q_0, Q_R\}, Cp \quad (30)$ (Gating matrix 204)  $j_4 = Q_3 \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot Cp$ (31)  $\mathbf{k}_4 = [\mathcal{Q}_0, \mathcal{Q}_3, \mathcal{Q}_5 + \overline{\mathcal{Q}}_3, (\overline{\mathcal{Q}}_0 + \overline{\mathcal{Q}}_5) + \mathcal{Q}_0, \mathcal{Q}_R].C_p$ (32) (Gating matrix 205)  $j_5 = Q_4 \cdot (\overline{Q}_0 + \overline{Q}_R) \cdot C_p$ (33)  $k_5 = [Q_0 \cdot Q_4 + \overline{Q}_0 \cdot \overline{Q}_4 + Q_0 \cdot Q_R] \cdot Cp$ (34) (Gating matrix 206)

> $j_{\theta} = [(Q_{5}, \overline{Q}_{0} + \overline{Q}_{5}, Q_{0}), (\overline{Q}_{0} + \overline{Q}_{R})].C_{p}$  $= (Q_5.\overline{Q}_0 + \overline{Q}_5.Q_0.\overline{Q}_R).C_p$ (35)  $k_6 = [\overline{Q}_5 \cdot \overline{Q}_0 + Q_5 \cdot Q_0 + Q_0 \cdot Q_R] \cdot Cp$

(36)

The mechanization of logical Equations 25 through 36 40 will be understood more readily by considering the structure of gating matrix 206 which is mechanized according to Equations 35 and 36. In mechanizing the *j*-input function to flip-flop  $F_6$  the signals (Q<sub>5</sub>) and ( $\overline{Q}_0$ ) are first combined in an "and" gate 212 to produce an output 45 signal corresponding to the term  $(Q_5,Q_0)$ . Signal  $(Q_5, \overline{Q}_0)$  will have a high (1-representing) level only when both signal  $(Q_5)$  "and" signal  $(\overline{Q}_0)$  are at their high (1) levels. In the symbology of the logical algebra, 50 if  $(Q_5)$  is at a high level  $(Q_5=1)$  "and"  $(\overline{Q}_0)$  is at a high level ( $\overline{Q}_0=1$ ), then  $Q_5.\overline{Q}_0=1.1=1$  and, therefore, signal  $(Q_5, \overline{Q}_0)$  will then be at a high (1-representing) level. On the other hand, if  $Q_5=1$  and  $Q_0=0$ , then signal  $(Q_5, \overline{Q}_0) = (1.0) = 0$  and will, therefore, be at a low (0) level. Finally, if  $Q_5=0$  and  $\overline{Q}_0=0$ , then  $Q_5.\overline{Q}_0=0$ 0.0=0, and is, therefore, at a low (0) level.

From the foregoing it is clear that the level of an output signal produced by the interaction of two-level 60 electrical signals in an "and" gate can be discovered by first substituting the appropriate 1 or 0 values for the corresponding symbols in the logical expression which represents the "and" gate, and then applying the ordinary rules of multiplication; namely, that 1.1=1, 1.0=0, and 650.0=0. It can also be demonstrated in a similar manner that, for an "or" gate, the level of its output signal is related to the levels of its input signals in accordance with the following rules which closely resemble the ordinary rules of addition; namely, that 1+0=1, 0+0=0, 70 and 1+1=1. Even for a very complicated gating function, composed of a plurality of "and" and "or" gates, the level of an output signal can be discovered in the same manner by systematic substitution of appropriate 1 or 0 values for the input signals and reduction to a final 75

Equation 25, for example, which is descriptive of the gating function for the *j*-input of flip-flop  $F_1$  was obtained by combining the right hand terms of Equations 1 and 13 with the reset function  $\overline{Q}_0 + \overline{Q}_R$ . It should be noted that Equation 1 is representative of the shift function for the *j*-input to flip-flop  $F_1$ , and that Equation 13 is representative of the count function for the *j*-input of flip-flop  $F_6$ . It will be understood that each of the other combined gating functions is similarly obtained by combining the corresponding shift, count, and reset functions for the associated flip-flop inputs. Finally, the exact and definite correspondence between the terms of the logical equations and the corresponding gating structures of Fig. 2 was clarified, by way of example, by relating each of the terms of Equations 35 and 36 to the corresponding gates shown in Fig. 2, it being understood that the terms of each of the other logical equations is similarly mech-

#### 19

anized by exactly corresponding gating structurees shown in Fig. 2.

To those skilled in the art, the foregoing derivation of the combined gating functions 25 through 36, from separate elementary shift, count, and reset functions, is suf- 5 ficient to establish the validity of these functions and, therefore, the operability of the structure of the corresponding gating matrices 201 to 206 for the accomplishment of the desired combined shifting-counting-reset functions. However, to further illustrate the operations 10 of counter 200, and to more directly relate the controlling or descriptive logical equations to the gating matrices which they represent, it will be helpful to follow the numerical examples provided below. In these examples the functions  $j_{6}$  and  $\bar{k}_{6}$  are evaluated, first for the reset of 15 Reducing, there is obtained: counter 200 at the last digit time of a line printing interval, then for the cyclical shift of counter 200 during the immediately succeeding line time interval, and finally for the advance or increase by one of the character count stored in counter 200 during the last digit time of this line 20time interval. During this described sequence of operations, each of the counter flip-flops,  $F_1$  through  $F_6$ , is first set to the 0 state, by the reset operation, to store the binary number 000000 in the counter. Then, during the shift operation, this number 000000 is continuously shifted in cylical fashion around the counter. Finally, during the count operation, flip-flop  $F_{\theta}$  is changed from the 0 state to the 1 state, thereby increasing the character count by 1 from the binary number 000000 to the binary number 000001. During reset, each of the flip-flops  $F_1$  through  $F_6$  is to be set to the zero state without regard to its former state. It is clear that during reset a clock pulse signal Cp must be applied to the k-input of each of the flip-flops of counter 200, while the clock pulse signal must be prevented from reaching the *j*-input of each of the flip-flops. Expressed in the logical algebra, the requirement for successful reset is that during reset, each of the gating func-

### 20

It will be remembered that during shift, flip-flops  $F_R$ and  $F_0$  are both in the 0 state.

Therefore, during shift:

 $Q_0=0$  $Q_R=0$  $\overline{Q}_R = 1$   $\overline{Q}_O = 1$ 

From Equations 35 and 36:

$$j_6 = (Q_5 \cdot \overline{Q}_0 + \overline{Q}_5 \cdot Q_0 \overline{Q}_R) \cdot Cp$$
  
$$k_6 = [\overline{Q}_5 \cdot \overline{Q}_0 + Q_5 \cdot Q_0 + Q_0 \cdot Q_R] \cdot Cp$$

Substituting values:

 $j_{6} = (Q_{5}.1 + \overline{Q}_{5}.0.1).Cp$   $k_{6} = [\overline{Q}_{5}.1 + Q_{5}.0 + 0.0].Cp$ 

 $j_6 = (Q_5 + 0).Cp$   $k_8 = [\overline{Q_5} + 0 + 0].Cp$ 

In final form, during shift:

 $j_6 = Q_5.Cp$   $k_6 = \overline{Q}_5.Cp$ 

In the same manner, it may be shown that during shift,  $j_1 = Q_6, Cp, j_2 = Q_1, Cp, j_3 = Q_2, Cp, j_4 = Q_2, Cp, j_5 = Q_4, Cp,$ and that  $k_1 = \overline{Q}_6 \cdot Cp, \ k_2 = \overline{Q}_1 \cdot Cp, \ k_3 = \overline{Q}_2 \cdot Cp, \ k_4 = \overline{Q}_3 \cdot Cp,$ 25  $k_5 = \overline{Q}_4.Cp.$ 

Finally, to complete this detailed illustration of the operation of counter 200, consider the advance of count in the counter, during the last digit time of the line time interval following reset. During reset, the counter flipflops were set to the number 000000. Then, during the 30 succeeding line time interval, this number was cyclically shifted through the flip-flops of counter 200, a full shift cycle being completed every word time (every six-digit times). Finally, during the last digit time of the line time interval, the counter is to be advanced by 1, by changing flip-flop  $F_{\theta}$  to its 1 state, thereby changing the stored number to 000001. Thus, during count, it is clear that for flip-flop  $F_{6}$ ,  $j_{6}$  should equal 1.Cp while  $k_{6}$  should equal 0.Cp.

tions  $k_1$  through  $k_6$  must equal 1.Cp, while each of the 40 gating functions  $j_1$  through  $j_6$  must equal 0.Cp. Accordingly, it will be demonstrated below that during reset (during the last digit time of the line printing interval),  $k_6=1.Cp$  while  $j_6=0.Cp$ . The method used below for determining the levels of signals  $k_6$  and  $j_6$  may also be applied to verify the levels of the other signals  $j_1$  through 45 $j_5$  and  $k_1$  through  $k_5$ .

It will be remembered that at reset, flip-flop  $F_R$  and  $F_O$ are both in the 1 state. Therefore, at reset:

$$Q_R = 1 \qquad Q_0 = 1$$
  
$$\overline{Q}_R = 0 \qquad \overline{Q}_0 = 0$$

From Equations 35 and 36:

$$j_{6} = (Q_{5} \cdot \overline{Q}_{0} + \overline{Q}_{5} \cdot Q_{0} \cdot \overline{Q}_{R}) \cdot Cp$$

$$k_{6} = [\overline{Q}_{5} \cdot \overline{Q}_{0} + Q_{5} \cdot Q_{0} + Q_{0} \cdot Q_{R}] \cdot Cp$$

Substituting values:

 $j_6 = (Q_5.0 + \overline{Q}_5.1.0).Cp$   $k_6 = [\overline{Q}_5.0 + Q_5.1 + 1.1].Cp$ Reducing, there is obtained:  $j_6 = (0+0).Cp$   $k_6 = [0+Q_5+1].Cp$ 

It will be remembered that, during count, flip-flop Fo is in its 1 state while flip-flop  $F_R$  is in its 0 state.

Therefore, during count:

$$Q_R = 0 \qquad Q_O = 1$$
  
$$\overline{Q}_R = 1 \qquad \overline{Q}_O = 0$$

In addition, it will be recalled that during the first line time interval, the number 000000 is being circulated in character counter 200 and, therefore, all flip-flops  $F_1$ through  $F_6$  are in their 0 states. Thus, it is certain that 50 flip-flop  $F_5$  is in its 0 state and, therefore, that:

$$Q_5=0$$
  $\overline{Q}_5=1$ 

From Equations 35 and 36:

55 
$$j_6 = (Q_5 \cdot \overline{Q}_0 + \overline{Q}_5 \cdot Q_0 \cdot \overline{Q}_R) \cdot Cp$$
  
 $k_6 = [\overline{Q}_5 \cdot \overline{Q}_0 + Q_5 \cdot Q_0 + Q_0 \cdot Q_R] \cdot Cp$ 

Substituting values:

65

 $j_{8} = (0.0 + 1.1.1).Cp$   $k_{6} = [1.0 + 0.0 + 1.0].Cp$ 

Reducing, there is obtained: 60

 $j_{\theta} = (0+1).Cp$   $k_{\theta}[0+0+].Cp$ 

In final form, there is obtained:

In final form, at reset:

 $j_{6}=0.Cp$   $k_{6}=1.Cp$ 

Considering next the shifting functions of counter 200, during a shift each flip-flop is to be set each digit time to the state prevailing in the immediately preceding flip-flop. Thus, if flip-flop  $F_5$  is in its 1 state during a shift, flipflop  $F_6$  will be set to the 1 state, while if  $F_5$  had been in its 0 state, flip-flop  $F_6$  will, during shift be set to its 0 state. Thus, it is clear that for successful shift of information from flip-flop  $F_5$  to flip-flop  $F_6$ , signal  $j_6$  should equal  $Q_5.Cp$  while signal  $k_6$  should equal  $\overline{Q}_5.Cp$ .

 $j_{6} = 1.Cp$   $k_{6} = 0.Cp$ 

Thus, it is clear that for this count, flip-flop  $F_6$  will be changed to its 1 state. In like manner it can be demonstrated that the other flip-flops of counter 200 are maintained in their 0 states, to thereby obtain the required number 000001 at the completion of this count. 70

The overall operation of counter 200 may be briefly summarized:

In operation, character counter 200 presents at the output terminals of flip-flop  $F_{\theta}$  electrical signals corre-75 sponding to the successive binary digits of the stored

### 21

character count, these signals repeating once each word time interval throughout the line time interval corresponding to the stored count. At the end of each line time interval, the stored count is advanced in accordance with the counting sequence shown in Table I, in order to compare all of the information character signals in the line of intelligence information with the succeeding type character signal. In addition, at the end of the line printing interval, or in other words, during the last digit time interval of the last line time interval, the character count is reset to zero preparatory to printing the succeeding line of intelligence information.

Referring now to Fig. 3, there is shown a serially operable comparator network 300 which may be utilized with the character counter shown in Fig. 2 for performing 15the function of logical control network 106 in Fig. 1. Comparator network 300 includes an equality flip-flop  $F_E$ and a plurality of logical "and" and "or" gates for determining when the character signals received from flipflop  $F_I$  in the data storage unit correspond to the count 20 signals received from flip-flop  $F_6$  in the character counter. It may be recalled that in a serially operable comparator network the successive binary digits of each information character in the line of intelligence information are sequentially compared with the correspondingly 25 weighted binary digits of the character count, the least significant binary digits being compared first. Thus, as shown in Fig. 3, if each of the six binary digits of the information character correspond to the character count, an output signal  $(G_1)$  is presented at the output terminal 30 of an "and" gate 302 and applied to the distributor network for energizing a printing transducer. Flip-flop  $F_E$  is set to the binary value one during the last digit time interval of each word time interval  $(Q_w)$ and is utilized for sequentially comparing the first five 35 binary digit signals of the information signal with the first five binary digit signals of the information signal with the first five binary digit signals representing the character

### 22

Therefore, during these five digit time intervals:

 $j_E = 0.Cp$   $k_E = 1.(Q_I \cdot Q_6 + Q_I \cdot Q_6).Cp$ 

If flip-flops  $F_I$  or  $F_6$  should fall into unlike states during these five digit times, then either signal  $Q_I \cdot \overline{Q}_6$  or signal  $\overline{Q}_{I} Q_{6}$  will attain its high level. For example, if flipflop  $F_I$  is in its 1 state when flip-flop  $F_6$  is in its 0 state, then  $Q_I \cdot \overline{Q}_6 = 1.1 = 1$ , while if  $F_I$  is in its 0 state when  $F_6$ is in its 1 state, then  $\overline{Q}_{I} \cdot Q_{6} = 1.1 = 1$ . Thus, it is clear 10 that whenever the flip-flops  $F_1$  and  $F_6$  are in unlike states, signal  $k_{\rm E}$  will equal 1.(1).Cp = 1.Cp and, therefore, will reset flip-flop  $F_E$  to its 0 state. Thus, flip-flop  $F_E$  will remain in its 1 state at the end of the fifth digit time of

a word time interval only if the digit signals produced by flip-flops  $F_I$  and  $F_6$  have been identical for the said first five digit time intervals.

It will be recognized, therefore, that if flip-flop  $F_E$  continues to present a high-level output signal  $F_E$  at the end of the fifth digit time interval of a word time interval, it is only necessary to compare the sixth or last information character digit signal with the sixth character count digit signal in order to determine if the information character corresponds to the type character in printing position. Accordingly, the gating matrix for generating the comparator network output signal  $(G_1)$  may be represented by the following logical equation:

#### $G_1 = Q_W \cdot Q_E \cdot Q_P \cdot (Q_I \cdot Q_6 + \overline{Q}_I \cdot \overline{Q}_6)$ (39)

where the signal  $(Q_P)$  is a high-level signal received from the order control network indicating that the printing function of the printer is being performed. The factor  $(Q_I Q_6 + \overline{Q}_I Q_6)$  in Equation 39, represents equality between the sixth or last digit signals.

In order to clearly described the energization of the printing transducers by the distributor network in response to a comparator output signal  $(G_1)$ , it will be assumed that the line of intelligence information includes 30 sequential information characters which are to be printed in 30 corresponding line spaces on the printing medium by 30 corresponding printing transducers. It follows, therefore, that the column counter in the distributor network should have a minimum capacity of thirty counts, in order to be capable of selectively rendering operable all of the printing transducers.

count. If the first five binary digit signals of an information signal correspond, respectively, to the first five 40 binary digit signals of the character count signal, flipflop  $F_E$  remains in the conduction state corresponding to the binary value one and thus presents a high-level output signal  $(Q_E)$ . If, on the other hand, there is a dissimilarity between any one of the first five digit signals 45 of the information character signal and the corresponding character count digit signal, flip-flop  $F_E$  is triggered to its other conduction state and presents a low-level output signal. The gating matrix utilized for mechanizing the input functions to flip-flop  $F_E$  includes "and" gates 303 50 and 304 "or" gate 306, and clock pulse "and" gates 308, 310. The mechanization of these gates may be expressed by the following logical equations:

$$j_E = Q_W \cdot Cp \tag{37}$$

$$k_E = \overline{Q}_W \cdot (Q_I \cdot \overline{Q}_6 + \overline{Q}_I \cdot Q_6) \cdot C\rho \qquad (38)$$

The operation of the gating structure corresponding to logical Equations 37 and 38 may be readily verified. During the last digit time of a word time interval, flip-flop 60 $\mathbf{F}_{\mathbf{W}}$  is in the 1 state and, therefore:

$$2w=1$$
  $\overline{O}w=0$ 

Referring now to Fig. 4, there is shown a five-stage flip-flop column counter 400 which includes five flip-flops,  $F_{10}$ ,  $F_{11}$ ,  $F_{12}$ ,  $F_{13}$ , and  $F_{14}$ , respectively, and associated gating matrices for controlling their sequence of operation. Column counter 400 is connected to flip-flop  $F_w$ in the data storage unit and is responsive to the high-level output signal  $(Q_w)$  which occurs during the last digit time interval of each word time interval for advancing the column count in accordance with the spacing in the line of intelligence information of the sequential information characters being compared in the comparator network. The counter is also connected to flip-flop  $F_0$  in the data storage unit and is responsive to its high-level output signal (Q<sub>0</sub>) during the last digit time interval of each line time interval for resetting the column count to zero at the beginning of the succeeding line time interval. The gating matrices of column counter 400 are mechanized in accordance with the following logical equations in order to control the counting and reset functions of 65 the associated flip-flops:

Therefore, by substitution in Equations 37 and 38, it may be shown that, during said last digit time:

 $j_E = 1.Cp$   $k_E = 0.Cp$ 

And, therefore, it is clear that flip-flop  $F_E$  is set to its 1 state at the end of the last digit time of each word time interval. 70

In the succeeding 5 digit times of the next word time interval, flip-flop  $F_w$  is in the 0 state and, therefore, during these periods:

$$Q_W=0$$
  $\overline{Q}_W=1$  75

 $i_{10} = \overline{Q}_0 Q_W C_p$ (40)

 $k_{10} = Q_W \cdot C_P$ (41)

- $j_{11} = \overline{Q}_0 \cdot Q_W \cdot Q_{10} \cdot Cp$ (42)
- $k_{11} = (Q_W Q_{10} + Q_O) \cdot C_P$ (43)
- $i_{12} = \overline{Q}_0 \cdot Q_W \cdot Q_{10} \cdot Q_{11} \cdot C_p$ (44)

 $k_{12} = (Q_W.Q_{10}.Q_{11}+Q_O).C_P$ (45)

(46)

(50)

### 23

 $k_{14} = Q_0.Cp$ 

 $j_{13} = \overline{Q}_{0} Q_{W} Q_{10} Q_{11} Q_{12} Cp$ 

$$k_{13} = (Q_W \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} + Q_O) \cdot Cp$$
(47)

$$j_{14} = \overline{Q}_0 \cdot Q_W \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot Cp \tag{48}$$

$$k_{14} = (Q_W \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} + Q_0) \cdot Cp$$
(49)

or

It will be noted that according to Equation 49 the electrical pulse should be applied to the k-input of flip- 10 flop  $F_{14}$  when either of two conditions are fulfilled, namely; when  $(Q_0)$  is at its high-level voltage indicating reset to zero, or when flip-flops  $F_{10}$ ,  $F_{11}$ ,  $F_{12}$ , and  $F_{13}$  are in the conduction state corresponding to the binary value one "and" it is the last digit time interval of a word 15

### 24

"and" gates 520-0 through 520-29. The electrical clock pulse signal (Cp) is also applied to one input terminal of each of the four-input terminal "and" gates for triggering the blocking oscillators when the "and" gates are actuated 5 to pass the clock pulse. The mechanization of the transducer energizing network and the triggering functions for the 30 blocking oscillators may be expressed by the following logical equations:

**Triggering Functions** For Blocking Oscillator 510-

> $\mathbf{0} = G_1 \cdot \bar{Q}_{10} \cdot \bar{Q}_{11} \cdot \bar{Q}_{12} \cdot \bar{Q}_{13} \cdot \bar{Q}_{14} \cdot Cp$ (51) $1 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$ (52)

> (53) $2 = G_1 \cdot \bar{Q}_{10} \cdot \bar{Q}_{11} \cdot \bar{Q}_{12} \cdot Q_{13} \cdot \bar{Q}_{14} \cdot Cp$

time interval  $(Q_W, Q_{10}, Q_{11}, Q_{12}, Q_{13})$ . It will be recognized by those skilled in the art, however, that this latter term of Equation 49 is unnecessary because flip-flop  $F_{14}$  will be reset to zero by the signal  $(Q_0)$  when the counter has counted the required number of columns. Thus, the 20 k-input function of flip-flop  $F_{14}$  may be mechanized in accordance with Equation 50.

It will be recognized from Equations 40 through 50 that certain combinations of electrical signals appear in several of the equations. In practice, signal combina-25 tions represented by common terms in several different equations may be factored out to effect a saving in the number of electrical components employed in the mechanization of the equations. For example, as shown in Fig. 5, signals  $(\overline{Q}_0)$  and  $(Q_w)$  are combined in an "and" 30 gate 402 for controlling the application of the clock pulse signal (Cp) to the *j*-input of flip-flop  $F_{10}$ . It will be noted from Equations 42 through 48 however, that the *j*-input function of flip-flops  $F_{11}$ ,  $F_{12}$ ,  $F_{13}$ , and  $F_{14}$  also includes the factor  $(Q_0, Q_w)$ . Accordingly, the *j*-input 35 function of flip-flop  $F_{11}$  may be mechanized by combining in an "and" gate 404 the signal  $Q_{10}$  from flip-flop  $F_{10}$ and the factor  $(Q_0, Q_w)$  from "and" gate 402 to produce the desired function  $(Q_0, Q_w, Q_{10})$ . Similarly, the *j*-input function of flip-flop  $F_{12}$ , as given by Equation 44, may be 40 mechanized by combining in and "and" gate 406 the signal  $(Q_{11})$  from flip-flop  $F_{11}$  and the output signal from "and" gate 404. The use of this factoring technique in mechanizing log-Ical equations is limited by the fact that it is usually de- 45 sirable to avoid connecting more than four gating circuits in cascade in order to prevent excessive power drains from the driving flip-flops. Thus, in Fig. 4, for example, the signals  $(Q_0)$  and  $(Q_w)$  are applied to the *j*-input of flip-flop  $F_{12}$  through cascaded "and" gates 402, 404, 406, 50and a clock pulse "and" gate 408. A single "and" gate 410, therefore, is utilized for mechanizing all but the clock pulse term of Equation 46, the output signal from this gate again being applied to a cascaded "and" gate 412 for mechanizing Equation 48. Referring now to Fig. 5, there is shown a transducer energizing network 500 which is connected to both output terminals of each flip-flop in column counter 400 and which is responsive to the application of comparator output signal  $(G_1)$  for selectively energizing the printing 60 transducer corresponding to the count stored in the column counter. If it is assumed that the high-speed printing system of this invention includes 30 printing transducers, transducer network 500 includes 30 respectively associated blocking oscillators, 510-0, 510-1, . . 65 510-29, the output circuit of each blocking oscillator being connected to its associated printing transducer, while the input circuits of the blocking oscillator are connected to the output terminals of thirty respectively associated clock pulse "and" gates, 520-0, 520-1, ... 520-29, 70 it has been assumed for purposes of illustration that all of The transducer energizing network also includes a plurality of 2-input terminal "and" gates, such as gate 530, for combining the output signal  $(G_1)$  from the comparator network and various combinations of output signals from the column counter to control the actuation of 75 system for actuating order control network 142 in Fig. 1

$3 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(54)
$4 = G_1 \cdot \overline{\tilde{Q}}_{10} \cdot \overline{\tilde{Q}}_{11} \cdot Q_{12} \cdot \overline{\tilde{Q}}_{13} \cdot \overline{\tilde{Q}}_{14} \cdot Cp$	(55)
$5 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$	(56)
$6 = G_1 \cdot \tilde{Q}_{10} \cdot \tilde{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot \tilde{Q}_{14} \cdot Cp$	(57)
$7 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(58)
$8 = G_1 \cdot \tilde{Q}_{10} \cdot Q_{11} \cdot \tilde{Q}_{12} \cdot \tilde{Q}_{13} \cdot \tilde{Q}_{14} \cdot Cp$	(59)
$9 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$	(60)
$10 = G_1 \cdot \bar{Q}_{10} \cdot Q_{11} \cdot \bar{Q}_{12} \cdot Q_{13} \cdot \bar{Q}_{14} \cdot Cp$	(61)
$11 = G_1 \cdot \bar{Q}_{10} \cdot Q_{11} \cdot \bar{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(62)
$12 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$	(63)
$13 = G_1 \cdot \bar{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot \bar{Q}_{13} \cdot Q_{14} \cdot Cp$	(64)
$14 = G_1 \cdot \bar{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot \bar{Q}_{14} \cdot Cp$	(65)
$15 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(66)
$16 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$	(67)
$17 = G_{1} Q_{10} \bar{Q}_{11} \bar{Q}_{12} \bar{Q}_{13} Q_{14} Cp$	(68)
$18 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$	(69)
$19 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(70)
$20 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$	(71)
$21 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$	(72)
	2 <b>73</b> 1

$22 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(73)
$23 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{12} \cdot Q_{14} \cdot Cp$	(74)
$24 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$	(75)
$25 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$	(76)
$26 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$	(77)
$27 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$	(78)
$28 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$	(79)
$29 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$	(80)

It will be recognized by those skilled in the art that certain of these equations are generalized in form. For example, one factor in each of Equations 65, 66, 73, 74, and 77 through 80 may be eliminated by virtue of the fact that the column counter will not count to the binary numbers 11110 and 11111 when only thirty transducers are controlled by the transducer energizing network.

In operation, each clock pulse "and" gate is responsive to the application of high-level voltages from the associated 2-input terminal "and" gates for passing the applied clock pulse signal to trigger its associated blocking oscillator, thereby energizing its associated printing transducer. It is apparent from Equations 51 through 80 that a comparator output signal  $(G_1)$  is necessary to energize each printing transducer, the specific printing transducer energized by a comparator output signal corresponding to the count stored in column counter 400. In the foregoing description of typical component circuits which may be utilized with the synchronous highspeed printing system of this invention as shown in Fig. 1. the 6-digit binary numbers in the line of intelligence information corresponded to information characters which were to be printed. It may be recalled, however, that predetermined order signals may be entered into the printing

### 25

to prevent further printing operations from being performed until other operational functions have taken place in the printing system. It may also be recalled from the description of Table I above that two predetermined 6-digit binary numbers may be utilized for controlling the 5 printing operations of the high-speed printing system, the binary number 111101 signifying that printing should be stopped and the binary number 111110 signifying that printing should be resumed.

Referring now to Fig. 6, there is shown one embodi- 10 ment of an order control network 600 which may be utilized with the high-speed printing system of this invention. The printing functions of the printing system are controlled from within order control network 600 by a six-stage shifting register 602, a printer control flip- 15 flop  $F_P$ , and two gating matrices 604 and 606 intercoupling the j-and-k inputs, respectively, of flip-flop  $F_{P}$  with the output circuit of register 602. Register 602 may be any of numerous high-speed serially operable shifting registers known to the art and is 20 responsive to the application of the clock pulse signal (Cp) during each digit time interval for storing each sequential information character in the line of intelligence information as represented by the output signal  $(Q_I)$ from flip-flop F<sub>I</sub>. Predetermined combinations of the output signals from the six stages of register 602 are applied to gating matrices 604 and 606 where they are oombined with the output signal  $(Q_w)$  from flip-flop  $F_w$ , indicating the last digit time interval of each word time interval. The output circuits of matrices 604 and 30 606 are, in turn, coupled to the *j*-and-*k* inputs respectively of flip-flop  $F_P$  through two clock pulse "and" gates 608 and 610. If it is assumed that register 602 includes six flip-flops  $F_{20}$ ,  $F_{21}$ ,  $F_{22}$ ,  $F_{23}$ ,  $F_{24}$ ,  $F_{25}$ , respectively, the mechanization of the gating matrices, in accordance with Table I, may be expressed by the following logical equations:

### 26

operation of flip-flop  $F_P$ . The input functions to flip-flop  $F_s$  may then be mechanized by gating matrix 612 and two "and" gates 614 and 616 in accordance with the following logical equations:

$$\dot{k}_{s} = \overline{Q}_{P} \cdot Q_{R} \cdot Q_{W} \cdot (\overline{Q}_{20} \cdot \overline{Q}_{21} \cdot Q_{22} \cdot \overline{Q}_{23} \cdot Q_{24} \cdot \overline{Q}_{25}) \cdot Cp \quad (83)$$

$$k_{s} = k_{P} \quad (84)$$

Consider now the operation of the printing system when a 30-word line of intelligence information including a "stop printing" order, a "slough two lines" and a "resume printing" order in the 28th, 29th, and 30th word time intervals, respectively, is presented at the output circuits of flip-flop F<sub>I</sub>. The printing system will operate in the manner previously described to print the information characters occurring during the first 27 word time intervals of each line time interval. During the 28th word time interval of each line time interval, flip-flop  $F_{P}$  is triggered in accordance with Equation 81 to prevent printing; and thus, the order signal representing "slough two lines" will not be printed as a character on the printing medium. In addition, during the last word time interval of each line time interval, flip-flop  $F_6$  will be actuated in accordance with Equation 82 to resume the printing operation as the intelligence information is 25again recirculated for comparison with the next type character in printing position. It is important to note from Equation 83 that the order signal for sloughing the printing medium will operate to trigger flip-flop  $F_s$  during the 29th word time interval of only the last line time interval, since the signal  $(Q_R)$  is at its high-level value only during the last line time interval of each revolution of the printing cylinder. Accordingly, flip-flop  $F_s$  presents a high-level signal 35  $(Q_s)$  for sloughing the printing medium only after all of the information characters in the line of intelligence information have been printed. During the 30th word time interval of the last line time interval, both flip-flop  $F_P$  and  $F_S$  are restored to their normal conduction states and the printing system is prepared for printing the suc-40 ceeding line of intelligence information. It should be clear, of course, that the order signals need not occur during the last 3 word time intervals of a line time interval. For example, the order to stop printing could occur during the 6th word time interval followed in the 8th word time interval by the order to slough and in the 30th word time interval by the order to resume printing. It is obvious that in this instance information characters could be printed only in the first 5 line spaces on the printing medium, since only the information signals occurring during the first 5 word time intervals correspond to information characters. In the foregoing description of the high-speed printing system of this invention, it has been assumed that only one line of intelligence information is stored in the data storage unit. In practice, however, it is often desirable to store at least two full lines of intelligence information in the data storage unit so that printing of the second line may be started immediately after the first line has been printed. The use of this technique then permits the continuous printing of intelligence information, since a 3rd line may be entered in the data storage unit to replace the first line while the second line is being printed. The two lines of intelligence information may be stored either on two separate magnetic tracks on the magnetic drum, or in a single magnetic track having two associated reading and writing circuits, for continuously circulating the two lines on two separate portions of the same track. Regardless of the manner in which the that the order control network in such a system should include an additional circuit for switching the input to flip-flop  $F_I$  so that the stored lines of intelligence information are alternately presenting at the flip-flop output printing" binary-coded order signals which control the 75 circuit. As shown in Fig. 6, for example, order control

 $j_P = Q_W \cdot Q_{20} \cdot Q_{21} \cdot Q_{22} \cdot Q_{23} \cdot \overline{Q}_{24} \cdot Q_{25} \cdot C_P$ (81)

#### $k_P = Q_W \cdot Q_{20} \cdot Q_{21} \cdot Q_{22} \cdot Q_{23} \cdot Q_{24} \cdot \overline{Q}_{25} \cdot C_P$ (82)

where the output signals from flip-flops  $F_{20}$  through  $F_{25}$ correspond to the particular binary numbers preselected to indicate that printing operations should be stopped and resumed.

It is clear, therefore, that if the binary number 111101 is presented at the output circuit of flip-flop  $F_{I}$  during one word time interval, flip-flop  $F_P$  will be set to the conduction state corresponding to the binary value 0 and a relatively low level voltage will be applied to the comparator network to prevent the application of a comparison output signal  $(G_I)$  to the transducer energizing network. It is also clear that flip-flop  $F_P$  will remain in this conduction state until the binary number 111110 is shifted into register 602 from flip-flop F<sub>1</sub> to set flipflop  $\mathbf{F}_{\mathbf{P}}$  back to its other conduction state, thereby presenting a high-level output signal  $(Q_P)$  to the comparator network to indicate the resumption of printing operations.

Order control network 600 may also include other 60 electrical circuits and components such as a gating matrix 612 and a flip-flop  $F_s$  which are responsive to predetermined binary-coded order signals occurring during the period when printing operations are halted for performing other operational functions in the printing sys-65 tem. Assuming, for example, that a high-level output signal  $(Q_s)$  from flip-flop  $F_s$  is to be utilized to signify to the printer drive mechanism that the printing medium is to be sloughed a predetermined number of lines before printing operations are resumed. In addition, assume 70 intelligence information is stored, however, it is clear that the binary number 001010, which ordinarily represents the type character (A) as given in Table I, is also employed to represent the order "slough two lines" when this number occurs between the "stop printing" and "start

### 27

network 600 also includes a flip-flop  $F_c$  which is triggered from an "and" gate 618 during the last digit time interval of the last line printing interval  $(Q_0 Q_R)$  to produce two complementary output signals  $(Q_c)$  and  $(\overline{Q}_c)$  which present alternately high and low-level output signals, the level of each signal changing at the end of each revolution of the printing cylinder. These signals are, in turn, applied to the intelligence reading circuit in the data storage unit for controlling associated gating circuits to switch the input circuit of flip-flop  $F_I$  once per revolution of the printing cylinder.

It will be recognized that still other electronic control circuits may be included in the order control network for controlling the entry of additional intelligence information into the data storage unit, for example, or to prevent the printing of intelligence information below a predetermined point on a paper form blank which may comprise the printing medium. Again, if the printing medium is moved intermittently between line printing 20 operations, rather than being moved continuously, means should be provided to suspend printing operations during the interval when the medium is being advanced. Accordingly, it should be understood that the order control network shown in Figs. 1 and 6, is merely illustrative 25of one method for controlling the high-speed printing system of this invention and is not intended to limit the scope of the appended claims.

### **2**8

It will be apparent to those skilled in the art of highspeed digital computing techniques that the component circuits shown in Figs. 2, 3, 4, and 5 may be replaced by still other high-speed electronic circuits capable of performing the desired operational functions. Several modifications of the electronic circuits which may be employed in the printing systems of this invention will now be described.

Referring now to Fig. 7, there is shown a character counter 700 which may be utilized in the high-speed printing system of this invention in place of the character counter shown in Fig. 2. Character counter 700 is a modified form of the general type disclosed in copending U. S. patent application, Serial No. 373,558, for "Shifting Register Counters," by Robert Royce Johnson, filed September 11, 1953, and may be advantageously employed because of its relatively low cost, low power consumption, and inherent reliability. Character counter 700 is similar to the counter shown in Fig. 2 in that it may be employed with the serially operable comparator network shown in Fig. 3 and includes shifting, counting, and resetting functions, the principal functional difference between the two character counters being in the numeric sequence in which they count. Stated differently, while the character counter shown in Fig. 2 counts in accordance with the conventional binary progression, character counter 700 counts in a nonsequential manner, as shown in Table III:

In view of the foregoing description of the high-speed

Ladie III	7	able	Ш
-----------	---	------	---

F1	<b>F</b> 2	F3	<b>F</b> 4	F٥	F	Type char.		F <sub>1</sub>	F 2	F3	F4	F5	F6	Type char.
0000010100011001000100100100110011000	000000101000110010001001001001100010000				$\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\$	F7310VG KULA/0PO J94XH8ZI#1Q@=RD	$\begin{array}{c} 33\\ 34\\ 35\\ 36\\ 36\\ 37\\ 38\\ 39\\ 40\\ 40\\ 41\\ 42\\ 43\\ 44\\ 42\\ 43\\ 44\\ 45\\ 43\\ 44\\ 45\\ 46\\ 47\\ 48\\ 49\\ 50\\ 51\\ 52\\ 53\\ 54\\ 55\\ 56\\ 56\\ 57\\ 58\\ 59\\ 60\\ 61\\ 62\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63\\ 63$			$\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\$	$\begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0$			6 Y ) ) S & N B 5 2 W ( 0 % M * " Y ( 0 % M * " Y ( 0 % M * " Y ( 0 % M * " Y ( 0 % M * " Y ( 0 % M * " " * " " * " " " " " " " " " " " "

printing system of this invention and of the component circuits which may be employed therein, it is clear that 60 the printing system is capable of printing one full line of serially presented intelligence information during one revolution of the printing cylinder. In addition, by employing continuous movement of the printing medium in cooperation with the proper combination of printing cyl-65 inder and printing transducers, as discussed hereinabove, the system is capable of printing successive lines of intelligence information during successive revolutions of the printing cylinder. In practice, it has been found that the printing system of the present invention is capable of 70 printing alpha-numeric intelligence information at speeds in excess of 15 lines per second, the term alpha-numeric signifying that all of the characters in the alphabet, the numbers zero to nine, and other special type symbols may be printed in each line.

It will be recognized that each specific 6-digit binary number in Table III corresponds to the same type character as the identical binary number listed in Table I. It will also be recognized that if character counter 700 is utilized in the high-speed printing system of this invention, the rows of type characters on the printing cylinder should be arranged in the order shown in Table III. One particularly advantageous feature obtained by utilizing this type of character counter resides in the fact that the binary numbers corresponding to "blank" and to the orders for "stop" and "start" printing occur in sequence. Accordingly, it is obvious that the character counter may be prevented from ever advancing to these particular counts by resetting the counter to the binary number 001111, after the line of intelligence information has been compared with the binary number 111011 corresponding to the semi-colon punctuation mark. Thus, no vacant or blank sectors are required on the printing cyl-

#### 29

inder periphery to prevent the printing of a type character when an order signal or blank space signal is included in the line of intelligence information.

It may be shown by analysis of the character counter operational features, as set forth previously with regard to Fig. 2, that the operational functions of character counter 700, including shift, count, and reset, are expressible by the following logical equations:

$$j_1 = [\vec{Q}_0.Q_6 + Q_0.(Q_6.Q_5 + \vec{Q}_6.\vec{Q}_5).\vec{Q}_R].Cp \quad (85)$$

 $k_1 = [\overline{Q}_0, \overline{Q}_6 + Q_0, (\overline{Q}_6, Q_5 + Q_6 \overline{Q}_5) + Q_0, Q_R].Cp \quad (86)$ 

$$j_2 = [\bar{Q}_0 Q_1 + Q_0 Q_6 \bar{Q}_R].Cp$$
 (87)

$$k_{2} = [\vec{O}_{0}, \vec{O}_{1} + O_{0}, \vec{O}_{e} + O_{0}, O_{p}], Cp \qquad (88)$$

#### 30

in Table III. In addition, after each information character in the line of intelligence information has been compared with each different row of type characters on the printing cylinder, the counter is reset to the binary number 001111 during the last digit time interval of the 5 last line time interval by the combined signals  $(Q_0,Q_R)$ . In describing the character counters in both Fig. 2 and Fig. 7, it has been assumed that the stored count is both shifted and changed during the last digit time interval of each line time interval. It should be pointed out, however, that the printing system of this invention could be modified by including an additional digit time interval between successive line time intervals for changing the count independently of the shifting operations. Although 15 this modification would result in a somewhat simpler mechanization of the character counter, it would decrease the speed of operation of the printing system by adding an additional digit time interval for each line time interval. Still another modification may be made in the high-20speed printing system of this invention by employing a column counter different from that shown in Fig. 4. Referring now to Fig. 8, there is shown a 5-stage column counter 800 which includes five flip-flops F<sub>10</sub>, F<sub>11</sub>, F<sub>12</sub>,  $F_{13}$ , and  $F_{14}$  which are controlled by simplified gating matrices 802, 804, 806, 808, and 810, respectively, to count in nonnumeric sequence order in accordance with the following table, which correlates the column spacing of each character in the line of intelligence information with the column count presented during each word time interval:


<u> </u>		بع ص	4		0.2	0 1	Ľ	0.8	<u>с</u> , 1,	- P	(
:	г <b>Л</b>	0		$\mathbf{a}$	0	,	$\sim$	0	- 1	<b>7</b>	101

- (89)  $J_3 = [Q_0, Q_1 + Q_0, Q_1 + Q_0, Q_R] \cdot Cp$ 
  - $k_3 = [\overline{Q}_0 \cdot \overline{Q}_2 + Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_R] \cdot Cp$ (90)
- $j_4 = [\bar{Q}_0 Q_3 + Q_0 Q_2 + Q_0 Q_R] C_p$ (91)
  - $k_4 = [\bar{Q}_0.\bar{Q}_3 + Q_0.\bar{Q}_2.\bar{Q}_R].Cp$ (92)
- $j_5 = [\bar{Q}_0 \cdot Q_4 + Q_0 \cdot Q_3 + Q_0 \cdot Q_R] \cdot Cp$ (93)
  - $k_5 = [\overline{Q}_0, \overline{Q}_4 + Q_0, \overline{Q}_3, \overline{Q}_R].Cp$ (94) <sub>25</sub>
- $j_6 = [\bar{Q}_0 \cdot Q_5 + Q_0 \cdot Q_4 + Q_0 \cdot Q_R] \cdot Cp$ (95)
  - $k_6 = [\tilde{Q}_0, \bar{Q}_5 + Q_0, \bar{Q}_4, \bar{Q}_R].Cp$ (96)

Equations 85, 87, 89, 91, 93, and 95 may be shown 30 to be the complements of Equations 86, 88, 90, 92, 94, and 96, respectively. In other words, the terms of Equations 85 and 86, for example, signify that one of the equations must always be satisfied and that an electrical clock pulse signal must be applied to either the *j*-or-k 35 input of flip-flop  $F_1$  during each digit time interval, the specific terminal to which the pulse is applied being determined by which of the two equations is satisfied. The fact that each pair of equations is complementary permits the character counter to be mechanized by utilizing a 40 gating matrix connected in conformance with only one equation of each pair, the output circuit of the matrix being coupled to both the *j*-and-*k* inputs of the associated flip-flop through a complementary signal generating network of the type disclosed in copending U.S. patent 45 application, Serial No. 308,045, for "Complementary Signal Generating Network," by Daniel L. Curtis, filed September 5, 1952. Referring again to Fig. 7, character counter 700 includes six flip-flops  $F_1$ ,  $F_2$ ,  $F_3$ ,  $F_4$ ,  $F_5$ , and  $F_6$ , respec- 50 tively, and six respectively associated complementary signal generating networks 711 through 716 connected to j-and-k inputs of their associated flip-flops. Each complementary signal generating network is also connected to the clock pulse generator for receiving the clock 55 pulse signal  $(C_p)$ , and has an input terminal connected to an associated logical gating matrix. The logical gating matrices corresponding to flip-flops  $F_1$  through  $F_6$ are mechanized in accordance with Equations 85, 87, 89, 91, 93, and 95, respectively, each matrix presenting 60 a relatively high-level output signal when the associated equation is satisfied and presenting a relatively low-level output signal when the equation is not satisfied. Each complementary signal generating network, in turn, is responsive to the level of the output signal from the asso- 65 ciated gating matrix for passing the applied clock pulse signal to the *j*-and-k input terminals of its associated flip-flop when the output signal is at its relatively high and relatively low levels, respectively. In operation, character counter 700 functions as a seri- 70 ally operable shifting register during each line time interval, in the manner described previously for the character counter in Fig. 2. At the end of each line time interval, on the other hand, the count is advanced in nonnumeric sequence in accordance with the count set forth 75

Table IV

Line spacing of information characters		Column count									
$\begin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ \end{array}$	0	0	0	0	0						
	1	0	0	0	1						
	0	1	0	0	0						
	1	0	1	0	1						
	0	1	0	1	0						



Counter 800 is of the type disclosed in the aforementioned copending application by Robert Royce Johnson, and is mechanized in accordance with the following logical equations to count in the nonnumeric sequence set forth in Table IV. For purposes of simplicity, only the mechanization of matrix 802 is shown in detail.

$j_{10} = \overline{Q}_{13} \cdot Q_W \cdot \overline{Q}_O \cdot Cp$ $k_{10} = (Q_{14} \cdot Q_W + Q_O) \cdot Cp$	(97) (98)
$j_{11} = Q_{10} \cdot Q_W \cdot \overline{Q}_O \cdot Cp$ $k_{11} = (\overline{Q}_{10} \cdot Q_W + Q_O) \cdot Cp$	(99) (100)
$j_{12} = Q_{11} \cdot Q_W \cdot \overline{Q}_O \cdot Cp$ $k_{12} = (\overline{Q}_{11} \cdot Q_W + Q_O) \cdot Cp$	(101) (102)
$i_{13} = Q_{12} Q_W . \overline{Q}_O . Cp$ $k_{13} = (\overline{Q}_{12} . Q_W + Q_O) . Cp$ $i_{14} = (\overline{Q}_{12} . Q_W - \overline{Q}_O) . Cp$	(103) (104) (105)
$j_{14} = \overline{Q}_{13} Q_W . \overline{Q}_O . C_P$	(105)

25

(107)

(108)

### **31** $k_{14} = (\overline{Q}_{13}.Q_W + Q_O).Cp$ (106)

It will be readily recognized, of course, that the specific energizing net work shown in Fig. 5 may not be employed with column counter 800, since the gates of the 5 transducer energizing network of Fig. 5 are connected to sequentially render the associated blocking oscillators energizable in accordance with the conventional counting sequence of the column counter shown in Fig. 4. Referring now to Fig. 9, there is shown a transducer energizing network 900 which may be employed with column counter 800 for rendering 30 transducer blocking oscillators 910-0 through 910-29, respectively, sequentially energizable.

The manner in which transducer energizing network 15

### 32

Referring now to Fig. 10, there is shown a character counter 1000 which may be employed in cooperation with a parallel comparator network in the high-speed printing system of this invention. Character counter 1000 includes six flip-flop stages F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>, F<sub>4</sub>, F<sub>5</sub>, and F<sub>6</sub>, respectively, for counting in the numerical sequence shown in Table III, the associated gating matrices of the counter being mechanized for only counting and reset functions while the shifting functions previously described with regard to Figs. 2 and 7 are omitted. The mechanization of character counter 1000 may be expressed by the following logical equations:

$$j_1 = Q_0 \cdot \overline{Q}_6 \cdot \overline{Q}_R \cdot Cp$$
(137)  
$$k_1 = Q_0 \cdot (\overline{Q}_6 + Q_R) \cdot Cp$$
(138)

900 is mechanized is similar to the manner in which the previously described transducer energizing network of Fig. 5 is mechanized. The only significant difference in the mechanization of transducer energizing network 900 is in the specific interconnections between the "and" gates 20 in the network. The mechanization of transducer energizing network 900 may be expressed by the following logical equations:

Blocking Oscillator

910-
$0 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$
$1 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$
$2 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$
$3 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$
$4 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$
$5 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$
$6 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$
$7 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$
$8 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$
$9 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$
$10 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$

$j_2 = Q_0 Q_1 \cdot \overline{Q}_R \cdot Cp$	(139)
$k_2 = Q_0 \cdot (\overline{Q}_1 + Q_R) \cdot Cp$	(140)
$j_3 = Q_0 \cdot (Q_2 + Q_R) \cdot Cp$	(141)
$k_3 = Q_0 \cdot \overline{Q}_2 \cdot \overline{Q}_R \cdot Cp$	(142)
$j_4 = Q_0 \cdot (Q_3 + Q_R) \cdot Cp$	(143)
$k_4 = Q_0 \cdot \overline{Q}_3 \cdot \overline{Q}_R \cdot Cp$	(144)
$j_5 = Q_0 \cdot (Q_4 + Q_R) \cdot Cp$	(145)
$k_5 = Q_0 \cdot \overline{Q_4} \cdot \overline{Q_R} \cdot Cp$	(146)
$j_6 = Q_0.(Q_5 + Q_R).Cp$	(147)
$k_6 = Q_O \cdot \overline{Q}_5 \cdot \overline{Q}_R \cdot Cp$	(148)

(109) 30 For purposes of simplicity, only the mechanization of (110) 137 and 138 is shown in detail. A complete descrip-(111) tion of the counting philosophy of character counter (112)1000 and of its theory of operation may be found in the previously mentioned copending application by (113)<sup>35</sup> Robert Royce Johnson.

(114) With reference to Fig. 11, there is shown one em-(115) bodiment of a parallel comparator network 1100 which (116) may be utilized with the character counter of Fig. 10 for sequentially comparing each information character with (117) (118) 40 the character count by simultaneously comparing all of the binary digit signals representing each information (119) character with all of the binary digit signals representing (120)the type character to be printed. As shown in Fig. 11, (121) the comparator network includes a six-stage shifting register 1102 comprising flip-flops F<sub>20</sub>, F<sub>21</sub>, F<sub>22</sub>, F<sub>23</sub>, F<sub>24</sub>, (122) 45  $F_{25}$ , respectively, and a gating matrix 1104 connected to (123)the output terminals of the flip-flops in shifting register (124) 1102 and in character counter 1000. (125) It will be understood, of course, that the parallel com-(126) 50 parator does not require a separate shifting register if a similar shifting register is employed elsewhere in the (127) highspeed printing system. For example, if the printing (128)system includes an order control network of the type (129) shown in Fig. 6, the shifting register utilized in the order (130) 55 control network may also be employed with the parallel comparator gating matrix in lieu of shifting register 1102. (131) The mechanization of gating matrix 1104 may be ex-(132) pressed by the following logical equation: (133) 60  $G_1 = Q_W \cdot Q_P \cdot (Q_{20} \cdot Q_1 + \overline{Q}_{20} \cdot \overline{Q}_1) \cdot (Q_{21} \cdot Q_2 + \overline{Q}_{21} \cdot \overline{Q}_2).$ (134)  $(Q_{22}, Q_3 + \overline{Q}_{22}, \overline{Q}_3) \cdot (Q_{23}, Q_4 + \overline{Q}_{23}, \overline{Q}_4).$ (135)  $(Q_{24},Q_5+\overline{Q}_{24},\overline{Q}_5),(Q_{25},Q_6+\overline{Q}_{25},\overline{Q}_6)$ (149) (136)

 $\mathbf{11} = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$  $12 = G_1 Q_{10} Q_{11} Q_{12} Q_{13} Q_{14} C_P$  $13 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$  $14 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $\mathbf{15} = G_1 \cdot \overline{Q_{10}} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $16 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $17 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $\mathbf{18} = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$  $\mathbf{19} = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$  $20 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$  $21 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$  $22 = G_1 \cdot Q_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $23 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot Q_{14} \cdot Cp$  $24 = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$  $\mathbf{25} = G_1 \cdot Q_{10} \cdot Q_{11} \cdot \overline{Q}_{12} \cdot \overline{Q}_{13} \cdot \overline{Q}_{14} \cdot Cp$  $26 = G_1 \cdot Q_{10} \cdot Q_{11} \cdot Q_{12} \cdot \overline{Q}_{13} \cdot Q_{14} \cdot Cp$  $27 = G_1 \cdot \overline{Q}_{10} \cdot Q_{11} \cdot Q_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$  $\mathbf{28} = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot Q_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$  $\mathbf{29} = G_1 \cdot \overline{Q}_{10} \cdot \overline{Q}_{11} \cdot \overline{Q}_{12} \cdot Q_{13} \cdot \overline{Q}_{14} \cdot Cp$ 

It may be seen from Equation 149 that the parallel com-It should be kept in mind that one of the basic features parator network will produce a high-level output signal of the high-speed printing system of this invention is the 65 $(G_1)$  whenever the order is to print during the last digit use of a single comparator network with an associated time interval of a word time interval  $(Q_W, Q_P)$  "and" the character counter for comparing each invention character binary digits of the information character stored in shiftin the line of intelligence information with the type ing register 1102 are identical with the correspondingly character in printing position. Although the serially operable comparator network shown in Fig. 3 and either 70 weighted binary digits of the character count. of the character counters shown in Figs. 2 or 7 are pref-It should be understood, of course, that numerous crably employed in the high-speed printing system of this other modifications may be made in the high-speed invention, it will be recognized by those skilled in the printing system of this invention. For example, art that a parallel comparator network may be utilized although the printing system as shown and described is with a conventional electronic counting circuit. 75 capable of printing alpha-numeric intelligence informa-

### 33

tion, it is clear that the system may be readily modified to print numerical information alone.

In still other applications of the printing system of this invention, it may be desirable to limit the number of information characters stored on one track of the mag- 5 netic memory to some preselected figure, such as thirty. If this is done and it is thereafter desired to print one hundred and fifty information characters, for example, on one line of a printing medium during each revolution of the printing cylinder, five separate magnetic tracks 10 may be employed for storing thirty sequential information characters in each. A single character counter and a single column counter may then be employed with five comparator networks and five transducer energizing netgizing network for each group of thirty information characters. Because of this basic feature of the highspeed printing system of this invention, it should be expressly understood that the term "line of intelligence information," as utilized throughout the specification, 20 refers to the intelligence information applied to a single comparator network, and may represent only a portion of the intelligence printed on a single line on the printing medium. It is clear, therefore, that numerous modifications and 25 alterations may be made in the high-speed printing system of the present invention without departing from the spirit and scope of the invention, as set forth in the appended claims.

#### 34

4. A high-speed printing system for printing on a printing medium a line of intelligence information including a plurality of information characters represented by a corresponding plurality of serially applied electrical information signals, said system comprising: a high-speed printer including a rotatable printing cylinder positioned adjacent one surface of the printing medium and having a plurality of rows of different type characters disposed about its periphery, the characters in each row being identical, means for rotating said printing cylinder, and a plurality of printing transducers positioned adjacent the other surface of the printing medium opposite the printing cylinder, one of said printing transducers being associated with each information character spacing in works, one comparator network and one transducer ener- 15 the line of intelligence information; a logical control network including a comparator network, and a character counter synchronized with said cylinder for generating an electrical character signal corresponding to the type character row on said printing cylinder which is in printing position relative to the printing transducers; means including a first input circuit in said comparator network for serially applying to said comparator network the electrical information signals corresponding to the line of intelligence information, once for each row of type characters on said printing cylinder, means including a second input circuit in said comparator network coupling said comparator network to said character counter to receive said electrical character signal, said comparator network being responsive to the 30 information signals and to the electrical character signal for generating a comparator output signal each time an information character in the line of intelligence information corresponds to the type character in printing position; and a distributor network synchronously controlled with said information signals and connected to said printing transducer to control said printing transducers in response to the comparator output signal for energizing the printing transducer corresponding to the spacing of the information signal being applied to said comparator network to print on said printing medium the corresponding type character whereby the line of intelligence information is printed during one revolution of the printing cylinder. 5. A high-speed printing system for printing on a printing medium a line of intelligence information including a plurality of sequential information characters represented by a corresponding plurality of electrical information signals, said system comprising: a high-speed printer including a rotatable printing cylinder positioned adjacent one surface of the printing medium and having a plurality of rows of different type characters disposed about its periphery, the type characters of each row being identical means for rotating said printing cylinder, and a plurality of printing transducers positioned adjacent the other surface of the printing medium opposite the printing cylinder, one of said printing transducers being associated with each information character spacing in the line of intelligence information; a logical control network including a comparator network, and a character counter synchronized with said cylinder for generating an electrical character signal corresponding to the type character row on said printing cylinder which is in printing position relative to the printing transducers; a data storage unit controlled in synchronism with said cylinder for storing the line of intelligence information and having an output coupled to said comparator network for serially applying to said comparator network, once for each row of type characters on said printing 2. The high-speed printing system defined in claim 1 70 cylinder, the electrical information signals corresponding to the sequential information characters in the line of intelligence information, means coupling said character counter to said comparator network to apply said electrical character signal to said comparator network, said 75 comparator network being responsive to the information

What is claimed as new is:

1. A high-speed printing system for printing on a printing medium a line of intelligence information including a plurality of information characters represented by a corresponding plurality of applied electrical information signals, said system comprising: a high-speed printer in- 35 cluding a rotatable printing cylinder positioned adjacent one surface of the printing medium and having a plurality of rows of different type characters disposed about its periphery, the characters in each row being identical, means for rotating said printing cylinder, and a plurality 40 of printing transducers positioned adjacent the other surface of the printing medium and opposite the printing cylinder, one of said printing transducers being associated with each information character in the line of intelligence information; a logical control network including 45 a character counter indexible in accordance with the rotation of said printing cylinder for generating an electrical character signal corresponding to the type character row on said printing cylinder which is in printing position relative to said printing transducers, and a com- 50 parator network having a first input circuit receiving said information signals and having a second input circuit coupled to said character counter and receiving said electrical character signal for generating a comparator output signal each time an information character 55 in the line of intelligence information corresponds to the type character in printing position; a plurality of "and" gates having respective output circuits connected to energize said transducers, a column counter synchronized with said electrical information signals and hav-60 ing electrical outputs connected as input to said "and" gates to sequentially apply gating signals to said "and" gates, and circuit means applying said comparator output signal as input to said "and" gates, the simultaneous occurrence of said gating signals, and said comparator output signals as input to an "and" gate effecting energization of the connected transducer to print the associated character on said printing medium.

wherein said logical control network includes a serially operable comparator network.

3. The high-speed printing system defined in claim 1 wherein said logical control network includes a parallel comparator network.

### 35

signals and to the electrical character signal for generating a comparator output signal each time an information character in the line of intelligence information corresponds to the type character in printing position; and a distributor network controlled in synchronism with said electrical information signals and connected to said printing transducers and to said comparator network, said distributor network being responsive to the comparator output signal for energizing the printing transducer corresponding to the spacing of the information signal being applied to said comparator network to print on said printing medium the corresponding type character whereby the line of intelligence information is printed during one revolution of the printing cylinder. 6. The high-speed printing system defined in claim 9 15 wherein said data storage unit includes a memory unit for storing the line of intelligence information, said memory unit being synchronized with said printing cylinder and coupled to said comparator network to serially apply the electrical information signals corresponding to 20 the line of intelligence information to said comparator network each time a row of type characters on said printing cylinder is in printing position relative to said transducers. 7. The high-speed printing system defined in claim 6 wherein said memory unit is a rotatable magnetic drum drivingly coupled to said means for rotating said printing cylinder. 8. The high-speed printing system defined in claim 5 wherein said distributor network includes an electronic 30 column counter electrically connected to said data storage unit for generating an electrical column count signal corresponding to the spacing in the line of intelligence information of the information character represented by 35 the information signal being serially applied to said comparator network, and a transducer energizing network connected to said printing transducers and operable under the control of said column-count signal for rendering said printing transducers selectively energizable in accordance with the spacing in the line of intelligence information of the information characters being compared in said comparator network, said transducer energizing network being responsive to an output signal from said comparator network for energizing the printing 45 transducer corresponding to the spacing in the line of intelligence information of the information character being compared when said comparator output signal is generated. 9. The high-speed printing system defined in claim 5  $_{50}$  wherein each of said electrical information signals is a composite electrical signal including a plurality of binary digit signals represeting the binary-coded numerical equivalent of the information character represented thereby, and said character-counter output signal is a composite 55electric signal including a corresponding plurality of binary digit signals representing the binary-coded numerical equivalent of the type character row in printing position, and wherein said comparator network is serially operable to sequentially compare the binary digit 60 signals of each composite information signal with the binary-digit signals of said composite character-counter output signal to present said comparator output signal when a composite information signal corresponds to the composite character-counter output signal. 10. A high-speed printing system for printing on a printing medium a line of intelligence information including a plurality of sequential information characters represented by a corresponding plurality of electrical information signals, said system comprising: a high-speed 70 printer including a rotatable printing cylinder positioned adjajcent one surface of the printing medium and having a plurality of rows of different type characters disposed about its periphery, the type characters of each row being identical, means for rotating said printing 75

### 36

P."

cylinder, and a plurality of printing transducers positioned adjacent the other surface of the printing medium opposite the printing cylinder, one of said printing transducers being associated with each information character spacing in the line of intelligence information; a logical control network including a comparator network, and a character counter synchronized with said cylinder for generating an electrical character signal corresponding to the type character row on said printing cylinder which is in printing position relative to the printing transducers; a data storage unit including a magnetic drum for magnetically storing the line of intelligence information, means connecting said magnetic drum to said means for rotating said printing cylinder to rotate said drum once each time a row of type characters on said cylinder moves to printing position, a magnetic transducer associated with said drum and connected to said comparator network for serially applying to said comparator network, once for each row of type characters on said printing cylinder, the electrical information signals corresponding to the sequential information characters in the line of intelligence information, means coupling said character counter to said comparator network to apply said electrical character signal to said comparator network, said comparator network being responsive to the information signals and to the electrical character signal for generating a comparator output signal each time an information character in the line of intelligence information corresponds to the type character in printing position; and a distributor network controlled in synchronism with said cylinder and connected to said printing transducers and to said comparator network, said distributor network being responsive to the output signals from said comparator network to selectively energize said printing transducers to print in corresponding spaces on said printing medium the type characters corresponding to the information characters in the line of intelligence information. 11. The high-speed printing system defined in claim 10 which also includes an order control network electrically connected to be controlled by said data storage unit and having an output connected to control said logical control network, said order control network being responsive to a first predetermined electrical information signal from said data storage unit to inhibit said comparator network from producing a comparator output signal. 12. The high-speed printing system defined in claim 11 wherein said order control network also includes means responsive to a second predetermined electrical information signal for permitting said comparator network to produce a comparator output signal when succeeding electrical information signals correspond to the electrical character signal from said character counter. 13. The high-speed printing system defined in claim 10 wherein said data storage unit includes first and second means for storing the electrical information signals corresponding to two lines of intelligence information, respectively, and third means responsive to the rotation of said printing cylinder for alternately coupling said first and second means to said comparator network, each of said first and second means being coupled to said comparator network for one revolution of said printing cylinder to serially apply the electrical informa-65 tion signals corresponding to one line of intelligence information to the comparator network during one revolution of the printing cylinder and to serially apply the electric information signals corresponding to the other line of intelligence information to said comparator network during the succeeding revolution of the printing cylinder, whereby one line of intelligence information is printed during each revolution of said printing cylinder. 14. A high-speed printer for printing on a printing medium information characters in a line of intelligence

#### 37

information comprising: a rotatable printing cylinder positioned adjacent one surface of the printing medium and having a plurality of rows of different type characters, each row containing identical characters disposed in spaced relation; a row of printing transducers disposed 5 adjacent the opposite surface of said printing medium and spaced in correspondence with the characters in said rows; drive means connected to rotate said printing cylinder; electrical means synchronized with said cylinder, producing an electrical character signal group represent- 10 ing the character of a type character row on said cylinder in printing position; electrical means synchronized with said cylinder, producing a series of electrical information signal groups each time a type character row on said cylinder is in printing position, each information 15 signal group representing a character in said line of intelligence information and said information signal groups of said series corresponding in sequence and in number to the sequence and number of the characters in said line 20 of intelligence information; electrical means synchronized with said information signal groups producing a synchronizing signal upon the occurrence of each information signal group; electrical comparator means having a first input circuit receiving said information signal groups and having a second input circuit receiving said elec-

### 38

trical character signal groups, said electrical comparator means comparing said information and character signal groups and producing an output signal upon correspondence of said respective signal groups; a coincidence circuit coupled to and controlling each printing transducer and each coincidence circuit having a pair of input connections; means sequentially applying said synchronizing signals to one input connection of said coincidence circuits; and means applying said output signal to the remaining input connections of said coincidence circuits.

### **References Cited** in the file of this patent UNITED STATES PATENTS

#### 2,564,403 May \_\_\_\_\_

Aug. 14 1051

2,714,843	Hooven Aug. 9, 1955
2,713,456	Reynolds July 19, 1955
2,668,870	Ridler Feb. 9, 1954
2,609,439	Marshall Sept. 2, 1952
2,204,403	Way Aug. 14, 1951

#### OTHER REFERENCES

"Review of Input and Output Equipment Used in Computing System," Joint AIEE-IRE-ACM Computer Conference, March 1953. (Copy in Div. 42), p. 95 to 97 and p. 106 to 112 relied upon.

### UNITED STATES PATENT OFFICE

#### **Certificate of Correction**

Patent No. 2,850,566

September 2, 1958

.

#### Eldred C. Nelson

٠

It is hereby certified that error appears in the printed specification of the above numbered patent requiring correction and that the said Letters Patent should read as corrected below.

Column 15, line 62, Equation 20, for that portion reading " $k_{40}Q_0$ ." read  $-k_{40}=Q_0$ ...; column 17, lines 49 and 51, for "and", each occurrence, read —and—; column 21, lines 37 and 38, strike out "of the information signal with the first five binary digit signals"; column 24, line 41, for " $Q_{12}$ ", second occurrence, read  $-Q_{13}$ -; column 35, line 15, for the claim reference numeral "9" read -5-.

Signed and sealed this 2nd day of December 1958.

[SEAL]

Attest: KARL H. AXLINE, Attesting Officer.

Λ.

ROBERT C. WATSON, Commissioner of Patents.