

US011925031B2

(12) United States Patent

Simsek-Ege et al.

(54) ARRAYS OF CAPACITORS AND ARRAYS OF MEMORY CELLS

(71) Applicant: Micron Technology, Inc., Boise, ID (US)

(72) Inventors: Fatma Arzum Simsek-Ege, Boise, ID (US); Durai Vishak Nirmal

(US); Durai Vishak Nirmal Ramaswamy, Boise, ID (US)

(73) Assignee: Micron Technology, Inc., Boise, ID

(US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 5 days.

(21) Appl. No.: 17/950,968

(22) Filed: Sep. 22, 2022

(65) Prior Publication Data

US 2023/0013333 A1 Jan. 19, 2023

Related U.S. Application Data

- (62) Division of application No. 16/941,174, filed on Jul. 28, 2020, now Pat. No. 11,476,262.
- (51) Int. Cl.

 H10B 53/30 (2023.01)

 H01L 21/768 (2006.01)

 (Continued)
- (52) **U.S. Cl.**CPC *H10B 53/30* (2023.02); *H01L 21/7688* (2013.01); *H01L 28/60* (2013.01); *H10B 12/0335* (2023.02); *H10B 53/10* (2023.02)

(10) Patent No.: US 11,925,031 B2

(45) Date of Patent: Mar. 5, 2024

(56) References Cited

U.S. PATENT DOCUMENTS

6,420,744 B1* 7/2002 Kim H10B 53/30 257/295

10,403,631 B1 9/2019 Lu et al. (Continued)

FOREIGN PATENT DOCUMENTS


KR 10-2019-0038673 4/2019 WO WO 02/025667 3/2002 (Continued)

Primary Examiner — Yara B Green
Assistant Examiner — Christopher M Roland
(74) Attorney, Agent, or Firm — Wells St. John P.S.

(57) ABSTRACT


A method of forming an array of capacitors comprises forming rows and columns of horizontally-spaced openings in a sacrificial material. Fill material is formed in multiple of the columns of the openings and lower capacitor electrodes a are formed in a plurality of the columns that are between the columns of the openings comprising the fill material therein. The fill material is of different composition from that of the lower capacitor electrodes. The fill material is between a plurality of horizontally-spaced groups that individually comprises the lower capacitor electrodes. Immediately-adjacent of the groups are horizontally spaced apart from one another by a gap that comprises at least one of the columns of the openings comprising the fill material therein. The sacrificial material is removed to expose laterally-outer sides of the lower capacitor electrodes. A capacitor insulator is formed over tops and the laterally-outer sides of the lower capacitor electrodes. Upper capacitor electrode material is formed over the capacitor insulator and the lower capacitor electrodes. A horizontally-elongated conductive line is formed atop individual of the groups that directly electrically couple together the upper capacitor electrode material there-below in that individual group.


16 Claims, 34 Drawing Sheets





US 11,925,031 B2 Page 2


(51)	Int. Cl. H01L 49/02 (2006.01)	2009/0209080 A1*	8/2009	Sandhu H01L 27/0805 257/E27.071
	H10H 47/02 (2000.01) H10B 12/00 (2023.01) H10B 53/10 (2023.01)	2015/0370952 A1*	12/2015	Wang G06F 30/392 361/328
(58)	Field of Classification Search CPC H01L 28/90; H10B 12/033; H10B 12/0335; H10B 12/315; H10B 53/10; H10B 53/30 See application file for complete search history.	2018/0061468 A1 2018/0122816 A1 2020/0203148 A1* 2020/0203357 A1 2020/0235111 A1	5/2018 6/2020 6/2020 7/2020	Derner et al. Ramaswamy Kim
(56)	References Cited	2020/0303492 A1* 2021/0210491 A1*		Kim H01L 28/90 Servalli H10B 12/0335
U.S. PATENT DOCUMENTS		FOREIGN PATENT DOCUMENTS		
2004/0047174 A1 3/2004 Chen et al. 2007/0238259 A1* 10/2007 Bhat		WO PCT/US2021/041940 WO PCT/US2021/041940		11/2021 1/2023
		* cited by examiner		

















































FIG. 17










FIG. 20












FIG. 23








HG. 25















10a












FIG. 35

ARRAYS OF CAPACITORS AND ARRAYS OF MEMORY CELLS

RELATED PATENT DATA

This patent resulted from a divisional of U.S. patent application Ser. No. 16/941,174 filed Jul. 28, 2020, which is hereby incorporated by reference herein.

TECHNICAL FIELD

Embodiments disclosed herein pertain to arrays of capacitors, to arrays of memory cells, to methods of forming an array of capacitors, and to methods of forming an array of memory cells.

BACKGROUND

Memory is one type of integrated circuitry and is used in computer systems for storing data. Memory may be fabri-20 cated in one or more arrays of individual memory cells. Memory cells may be written to, or read from, using digitlines (which may also be referred to as bitlines, data lines, or sense lines) and access lines (which may also be referred to as wordlines, gatelines, or gate lines). The 25 digitlines may conductively interconnect memory cells along columns of the array, and the access lines may conductively interconnect memory cells along rows of the array. Each memory cell may be uniquely addressed through the combination of a digitline and an access line.

Memory cells may be volatile, semi-volatile, or non-volatile. Non-volatile memory cells can store data for extended periods of time in the absence of power. Non-volatile memory is conventionally specified to be memory having a retention time of at least about 10 years. Volatile 35 memory dissipates and is therefore refreshed/rewritten to maintain data storage. Volatile memory may have a retention time of milliseconds or less. Regardless, memory cells are configured to retain or store memory in at least two different selectable states. In a binary system, the states are considered as either a "0" or a "1. In other systems, at least some individual memory cells may be configured to store more than two levels or states of information.

A capacitor is one type of electronic component that may be used in a memory cell. A capacitor has two electrical 45 conductors separated by electrically insulating material. Energy as an electric field may be electrostatically stored within such material. Depending on composition of the insulator material, that stored field will be volatile or nonvolatile. For example, a capacitor insulator material includ- 50 ing only SiO₂ will be volatile. One type of non-volatile capacitor is a ferroelectric capacitor which has ferroelectric material as at least part of the insulating material. Ferroelectric materials are characterized by having two stable polarized states and thereby can comprise programmable 55 material of a capacitor and/or memory cell. The polarization state of the ferroelectric material can be changed by application of suitable programming voltages and remains after removal of the programming voltage (at least for a time). Each polarization state has a different charge-stored capaci- 60 tance from the other, and which ideally can be used to write (i.e., store) and read a memory state without reversing the polarization state until such is desired to be reversed. Less desirable, in some memory having ferroelectric capacitors the act of reading the memory state can reverse the polar- 65 ization. Accordingly, upon determining the polarization state, a re-write of the memory cell is conducted to put the

2

memory cell into the pre-read state immediately after its determination. Regardless, a memory cell incorporating a ferroelectric capacitor ideally is non-volatile due to the bi-stable characteristics of the ferroelectric material that forms a part of the capacitor. Other programmable materials may be used as a capacitor insulator to render capacitors non-volatile.

A field effect transistor is another type of electronic component that may be used in a memory cell. These transistors comprise a pair of conductive source/drain regions having a semiconductive channel region there-between. A conductive gate is adjacent the channel region and separated there-from by a thin gate insulator. Application of a suitable voltage to the gate allows current to flow from one of the source/drain regions to the other through the channel region. When the voltage is removed from the gate, current is largely prevented from flowing through the channel region. Field effect transistors may also include additional structure, for example a reversibly programmable chargestorage region as part of the gate construction between the gate insulator and the conductive gate. Regardless, the gate insulator may be programmable, for example being ferroelectric.

Capacitors and transistors may of course be used in integrated circuitry other than memory circuitry.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic cross-sectional view of a portion of a construction in process in accordance with some embodiments of the invention and is taken through line 1-1 in FIG. 3.

FIGS. 2-4 are cross-sectional views as taken through one or more of FIGS. 1-4 as indicated.

FIGS. **5-29** are diagrammatic sequential sectional, expanded, enlarged, and/or partial views of the construction of FIGS. **1-4**, or portions thereof, in process in accordance with some embodiments of the invention.

FIGS. 30-35 are diagrammatic sequential sectional views of a portion of a construction in process in accordance with some embodiments of the invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

Embodiments of the invention encompass arrays of capacitors, arrays of memory cells, methods of forming an array of capacitors, and methods of forming an array of memory cells. Example method embodiments are initially described with reference to FIGS. 1-29.

Referring to FIGS. 1-4, such show a portion of a substrate construction 10 comprising a base substrate 11 comprising any one or more of conductive/conductor/conducting, semiconductive/semiconductor/semiconducting, and insulative/ insulator/insulating (i.e., electrically herein) materials. Various materials have been formed elevationally over and within base substrate 11. Materials may be aside, elevationally inward, or elevationally outward of the FIGS. 1-4 depicted materials. For example, other partially or wholly fabricated components of integrated circuitry may be provided somewhere above, about, or within base substrate 11. Control and/or other peripheral circuitry for operating components within an array of capacitors and/or memory cells may also be fabricated and may or may not be wholly or partially within an array or sub-array. Further, multiple sub-arrays may also be fabricated and operated indepen-

dently, in tandem, or otherwise relative one another. As used in this document, a "sub-array" may also be considered as an array.

Rows 14 and columns 16 of transistors 18, which in one embodiment are vertical transistors, have been formed relative to or within substrate 11. A gateline 20 (FIG. 4) interconnects multiple of transistors 18 along individual rows 14 in a row direction 24. In the example embodiment, gatelines 20 are individually shown formed as a pair of lines running on opposite sides of a channel region 15 of individual transistors 18, with a gate insulator 17 being between channel regions 15 and conductive material of gatelines 20. Transistors 18 individually comprise a lower source/drain region 30 and an upper source/drain region 32. A digitline 26 interconnects multiple transistors 18 along individual columns 16 in a column direction 28. Individual lower source/ drain regions 30 are directly electrically coupled with individual digitlines 26. Dielectric material 12 (e.g., silicon dioxide and/or silicon nitride) is shown surrounding tran- 20 sistors 18 and digitlines 26.

Rows (e.g., 14) and columns (e.g., 16) of horizontallyspaced openings 25 have been formed in substrate construction 10, for example in a material 40 (e.g., silicon dioxide or polysilicon) that in one embodiment is sacrificial. Individual 25 openings 25 in one embodiment are directly above individual upper source/drain regions 32 of individual transistors 18. Example openings 25 are arrayed in horizontallyelongated rows (e.g., rows 14) in a row direction (e.g., 24) that is orthogonal to a column direction (e.g., 28). In one 30 such embodiment and as shown, openings 25 are arrayed in a 2D Bravais lattice, and in one such embodiment which is rectangular or square. A material 44 (e.g., silicon nitride) and another material 42 (e.g., silicon nitride) are shown below and above material 40. Material 42 may serve as a bracing 35 structure to facilitate maintaining lower capacitor electrodes (not yet shown) in openings in an upright manner during fabrication of the array of capacitors and/or memory cells. One or more additional layers (not shown) of bracing material 42 may be provided between the tops and bottoms 40 of material 40.

Referring to FIGS. 5-7, former columns 16 are now designated as 16a and 16b, with columns 16a hereafter considered as a multiple of columns and columns 16bconsidered as a plurality of columns. A non-conformal/low 45 step coverage masking material 27 (e.g., carbon) has been formed atop material 42. Such has been patterned to leave multiple columns 16a of openings 25 exposed while covering (masking) plurality of columns 16b of openings 25 there-between. Such essentially defines a plurality of hori- 50 zontally-spaced groups 34 individually comprising a plurality of openings 25. For brevity and ease of depiction, there are three columns 16b between each of immediately-adjacent exposed columns 16a. Further, the portions of groups 34 are individually shown as comprising twelve openings 55 25, although fewer or many more such openings 25 could be within an individual group 34 horizontally and/or vertically than is depicted on the sheet of FIGS. 5-7. Regardless, and in one embodiment, groups 34 are individually horizontally elongated, for example as shown in column direction 28. 60 FIGS. 5-7 only show some of four example groups 34 although many more than four such groups would likely be formed. In one embodiment, immediately-adjacent groups **34** are horizontally spaced farther apart (e.g., dimension D1) than are closest-immediately-adjacent openings 25 within 65 groups 34 (e.g., D1 compared to distances D2 and D3 in FIG. 5 considered individually).

4

Referring to FIGS. 8 and 9, fill material 21 has been formed in exposed openings 25. FIGS. 10 and 11 show fill material 21 as having been planarized back at least to a top surface of material 42 thereby removing masking material 27 (such thereby not being shown in FIGS. 10 and 11). Fill material 21 may be entirely sacrificial or remain in a finished construction. Fill material 21 may comprise a different composition from that of material 40 and pillars 23 thereof may be formed in openings 25 thereby. Fill material 21 and material 40 may be of the same composition relative one another and yet in such instance pillars 23 may exist if an interface between material 40 and fill material 21 is still perceptible. Regardless, immediately-adjacent groups 34 are horizontally spaced apart from one another by a gap (e.g., across D1) that in one embodiment comprises at least one of columns 16a of openings 25 comprising fill material 21 (e.g., pillars 23) therein. In one embodiment and as shown, all pillars 23 that are between immediately-adjacent individual groups 34 are arrayed in one and only one column 16a along column direction 28. In one embodiment, pillars 23 are 100% insulative.

Referring to FIGS. 12 and 13, lower capacitor electrodes 36 have been formed in plurality of columns 16b that are between columns 16a of openings 25 that comprise the fill material 21 (e.g., pillars 23) and in one embodiment as shown directly electrically couple to transistors 18 therebelow. Fill material 21 and lower capacitor electrodes 36 are of different compositions relative one another. Example materials for lower capacitor electrodes are conductivelydoped semiconductive materials and metal materials, with an outer TiN liner and central W or conductively-doped doped polysilicon core being a couple of specific examples. Lower capacitor electrodes 36 may have a hollow core (not shown), may have a core comprising sacrificial material (not shown), or have a non-conductive core that remains in a finished construction of the circuitry being fabricated. Example lower capacitor electrodes 36 are shown as being vertically recessed relative to the top surface of material 42. In one embodiment and as shown, fill material **21** is formed before lower capacitor electrodes 36 are formed. Alternately, the reverse may occur (not shown). In one embodiment and as shown, pillars 23 are on pitch with lower capacitor electrodes 36 in their immediately-adjacent groups 34. In one embodiment and as shown, lower capacitor electrodes **36** are of the same size and shape relative one another and pillars 23 are of the same size and shape as lower capacitor electrodes 36.

Referring to FIGS. 14 and 15, openings 46 have been formed through material 42 to provide access to sacrificial material 40 there-below. The relative diameters of lower capacitor electrodes 36, openings 46, and the spaces between the lower capacitor electrodes can be the same, greater, or lesser than each other.

FIGS. 16 and 17 show subsequent processing whereby sacrificial material 40 (not shown) has been removed (e.g., by isotropic wet etching selectively relative to lower capacitor electrodes 36 and materials 21, 42, and 44).

Referring to FIGS. 18-20, a capacitor insulator 50 has been formed over lower capacitor electrodes 36, and in some embodiments as shown over tops and laterally-outer sides thereof and over pillars 23. Capacitor insulator 50 may comprise any existing or future-developed insulator material (e.g., silicon dioxide, silicon nitride, hafnium oxide, aluminum oxide, etc.) and in one embodiment capacitor insulator 50 is ferroelectric (e.g., any existing or future-developed ferroelectric material).

Referring to FIGS. 21-23, upper capacitor electrode material 58 (e.g., W over TiN) had been formed over capacitor insulator 50 and lower capacitor electrodes 36 (and over pillars 23 when present). A horizontally-elongated conductive line (not yet shown) is ultimately formed atop individual 5 groups 34 and that directly electrical couples the upper capacitor electrode material 58 there-below that is in that individual group 34.

In one embodiment and as shown, upper capacitor electrode material 58 extends across the gap between immediately-adjacent groups 34 and thereby connects upper capacitor electrode material 58 that is in immediately-adjacent groups 34. FIGS. 24-29 show removing at least a portion of upper capacitor electrode material 58 from the gap (e.g., by photolithographic patterning and etch) to disconnect it from 15 being connected between immediately-adjacent groups 34, thereby forming a horizontally-elongated conductive line **68** atop individual of the groups that directly electrically couples together the upper capacitor electrode material 58 there-below in that individual group 34. Thus, as one 20 example, such forms conductive line 68 and upper capacitor electrode material 58 there-below as being an upper capacitor electrode 60 that is common to all capacitors within that individual group 34. Example such capacitors 75 within groups 34 individually comprise one of lower capacitor 25 electrodes 36, capacitor insulator 50, and common upper capacitor electrode 60 in the respective individual group 34 (e.g., twelve example capacitors 75 being shown within individual groups 34 in FIG. 26). In one example embodiment and as shown, an array 90 of capacitors 75 has been 30 formed as has a memory array 94 comprising individual memory cells 95.

Transistors 18 in columns 16a may not be provided (not shown) and if provided as shown may be operative or inoperative. Further and regardless, an embodiment of the invention comprises a method of forming an array (e.g., 90) of capacitors (e.g., 75) independent of whether such are formed relative to transistors that have been formed previously there-below.

In one embodiment, an array (e.g., 94) of ferroelect memory cells (e.g., 95) individually comprises a ferroelect capacitor (e.g., 75) above a transistor (e.g., 18). Such array comprises rows (e.g., 14) and columns (e.g., 16*; as being used as a suffix to be inclusive of all such san

Any other attribute(s) or aspect(s) as shown and/or described herein with respect to other embodiments may be used in the embodiments shown and described with reference to the above embodiments.

An alternate example embodiment construction 10a is 45 next described with reference to FIGS. 30-35. Like numerals from the above-described embodiments have been used where appropriate, with some construction differences being indicated with the suffix "a" or with different numerals. FIGS. 30 and 31 correspond in processing sequence to that 50 of FIGS. 8 and 9. In this example, fill material 21 and sacrificial material 40 are of the same composition relative one another. An example interface 65 there-between that may or may not be perceptible is shown.

Referring to FIGS. 32 and 33, such show analogous 55 processing to that of FIGS. 16 and 17 yet here where the act removing sacrificial material 40 (not shown) has also removed fill material 21 (not shown).

Referring to FIGS. 34 and 35, such show example alternate processing through that of FIGS. 22 and 23 of the 60 above-described embodiment. Yet, here, and in one embodiment, upper capacitor electrode material 58a has been deposited in a somewhat non-conformal/low step-coverage manner (e.g., by physical vapor deposition) whereby material 58 is not laterally interconnected between immediately-65 adjacent groups 34, for example being essentially self-aligned in "x" but not in "y". Upper capacitor electrode

6

material **58***a* could subsequently be patterned in "y" (e.g., by photolithographic patterning and subtractive anisotropic etch and not shown) to complete formation of upper capacitor electrodes **60***a* and conductive lines **68***a*. Void spaces **97** may be formed.

Any other attribute(s) or aspect(s) as shown and/or described herein with respect to other embodiments may be used.

Alternate embodiment constructions may result from method embodiments described above, or otherwise. Regardless, embodiments of the invention encompass memory arrays independent of method of manufacture. Nevertheless, such memory arrays may have any of the attributes as described herein in method embodiments. Likewise, the above-described method embodiments may incorporate, form, and/or have any of the attributes described with respect to device embodiments.

In one embodiment, an array (e.g., 90) of capacitors (e.g., 75) comprises a plurality of horizontally-spaced groups (e.g., 34) individually comprising a plurality of horizontallyspaced lower capacitor electrodes (e.g., 36). A capacitor insulator (e.g., 50) is over the lower capacitor electrodes. An upper capacitor electrode (e.g., 60) is common to all capacitors in individual of the groups. The capacitors in the individual groups individually comprise one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group. A horizontally-elongated conductive line (e.g., 68) is atop and directly electrically coupled with the upper capacitor electrode in the individual groups (e.g., the line being a part of the upper capacitor electrode). Horizontally-spaced pillars (e.g., 23) are between immediately-adjacent of the individual groups. The pillars are circuit inoperative. Any other attribute(s) or aspect(s) as shown and/or described

In one embodiment, an array (e.g., 94) of ferroelectric memory cells (e.g., 95) individually comprises a ferroelectric capacitor (e.g., 75) above a transistor (e.g., 18). Such an array comprises rows (e.g., 14) and columns (e.g., 16*; an * 40 being used as a suffix to be inclusive of all such samenumerically-designated components that may or may not have other suffixes) of vertical transistors (e.g., 18). A gateline (e.g., 20) interconnects multiple of the transistors along individual of the rows in a row direction (e.g., 24). A digitline (e.g., 26) interconnects multiple of the transistors along individual of the columns in a column direction (e.g., **28**). The transistors individually comprise a lower source/ drain region (e.g., 30) directly electrically coupled with individual of the digitlines. The transistors individually comprise an upper source/drain region (e.g., 32). A plurality of horizontally-spaced groups (e.g., 34) individually comprise a plurality of horizontally-spaced lower capacitor electrodes (e.g., 36). Individual of the lower capacitor electrodes are directly above and directly electrically coupled to individual of the upper source/drain regions. Immediately adjacent of the groups are horizontally spaced apart from one another by a gap (e.g., across D1) that is horizontally elongated in the column direction. A ferroelectric capacitor insulator (e.g., 50) is over the lower capacitor electrodes. An upper capacitor electrode (e.g., 60) is common to all capacitors in individual of the groups. The capacitors (e.g., 75) in the individual groups individually comprise one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group. A horizontally-elongated conductive line (e.g., 68) is atop and directly electrically coupled with the upper capacitor electrode in the individual groups. Horizontally-spaced

pillars (e.g., 23) are in the gap between immediately-adjacent of the individual groups. The pillars are circuit inoperative. Any other attribute(s) or aspect(s) as shown and/or described herein with respect to other embodiments may be used.

The above processing(s) or construction(s) may be considered as being relative to an array of components formed as or within a single stack or single deck of such components above or as part of an underlying base substrate (albeit, the single stack/deck may have multiple tiers). Control and/or 10 other peripheral circuitry for operating or accessing such components within an array may also be formed anywhere as part of the finished construction, and in some embodiments may be under the array (e.g., CMOS under-array). Regardless, one or more additional such stack(s)/deck(s) 15 may be provided or fabricated above and/or below that shown in the figures or described above. Further, the array(s) of components may be the same or different relative one another in different stacks/decks and different stacks/decks may be of the same thickness or of different thicknesses 20 relative one another. Intervening structure may be provided between immediately-vertically-adjacent stacks/decks (e.g., additional circuitry and/or dielectric layers). Also, different stacks/decks may be electrically coupled relative one another. The multiple stacks/decks may be fabricated sepa- 25 rately and sequentially (e.g., one atop another), or two or more stacks/decks may be fabricated at essentially the same time.

The assemblies and structures discussed above may be used in integrated circuits/circuitry and may be incorporated 30 into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may 35 be any of a broad range of systems, such as, for example, cameras, wireless devices, displays, chip sets, set top boxes, games, lighting, vehicles, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.

In this document unless otherwise indicated, "elevational", "higher", "upper", "lower", "top", "atop", "bottom", "above", "below", "under", "beneath", "up", and "down" are generally with reference to the vertical direction. "Horizontal" refers to a general direction (i.e., within 10 degrees) 45 along a primary substrate surface and may be relative to which the substrate is processed during fabrication, and vertical is a direction generally orthogonal thereto. Reference to "exactly horizontal" is the direction along the primary substrate surface (i.e., no degrees there-from) and 50 may be relative to which the substrate is processed during fabrication. Further, "vertical" and "horizontal" as used herein are generally perpendicular directions relative one another and independent of orientation of the substrate in three-dimensional space. Additionally, "elevationally-ex- 55 tending" and "extend(ing) elevationally" refer to a direction that is angled away by at least 45° from exactly horizontal. Further, "extend(ing) elevationally", "elevationally-extending", "extend(ing) horizontally", "horizontally-extending" and the like with respect to a field effect transistor are with 60 reference to orientation of the transistor's channel length along which current flows in operation between the source/ drain regions. For bipolar junction transistors, "extend(ing) elevationally" "elevationally-extending", "extend(ing) horizontally", "horizontally-extending" and the like, are with 65 reference to orientation of the base length along which current flows in operation between the emitter and collector.

8

In some embodiments, any component, feature, and/or region that extends elevationally extends vertically or within 10° of vertical.

Further, "directly above", "directly below", and "directly under" require at least some lateral overlap (i.e., horizontally) of two stated regions/materials/components relative one another. Also, use of "above" not preceded by "directly" only requires that some portion of the stated region/material/component that is above the other be elevationally outward of the other (i.e., independent of whether there is any lateral overlap of the two stated regions/materials/components). Analogously, use of "below" and "under" not preceded by "directly" only requires that some portion of the stated region/material/component that is below/under the other be elevationally inward of the other (i.e., independent of whether there is any lateral overlap of the two stated regions/materials/components).

Any of the materials, regions, and structures described herein may be homogenous or non-homogenous, and regardless may be continuous or discontinuous over any material which such overlie. Where one or more example composition(s) is/are provided for any material, that material may comprise, consist essentially of, or consist of such one or more composition(s). Further, unless otherwise stated, each material may be formed using any suitable existing or future-developed technique, with atomic layer deposition, chemical vapor deposition, physical vapor deposition, epitaxial growth, diffusion doping, and ion implanting being examples.

Additionally, "thickness" by itself (no preceding directional adjective) is defined as the mean straight-line distance through a given material or region perpendicularly from a closest surface of an immediately-adjacent material of different composition or of an immediately-adjacent region. Additionally, the various materials or regions described herein may be of substantially constant thickness or of variable thicknesses. If of variable thickness, thickness refers to average thickness unless otherwise indicated, and such material or region will have some minimum thickness and some maximum thickness due to the thickness being variable. As used herein, "different composition" only requires those portions of two stated materials or regions that may be directly against one another to be chemically and/or physically different, for example if such materials or regions are not homogenous. If the two stated materials or regions are not directly against one another, "different composition" only requires that those portions of the two stated materials or regions that are closest to one another be chemically and/or physically different if such materials or regions are not homogenous. In this document, a material, region, or structure is "directly against" another when there is at least some physical touching contact of the stated materials, regions, or structures relative one another. In contrast, "over", "on", "adjacent", "along", and "against" not preceded by "directly" encompass "directly against" as well as construction where intervening material(s), region(s), or structure(s) result(s) in no physical touching contact of the stated materials, regions, or structures relative one another.

Herein, regions-materials-components are "electrically coupled" relative one another if in normal operation electric current is capable of continuously flowing from one to the other and does so predominately by movement of subatomic positive and/or negative charges when such are sufficiently generated. Another electronic component may be between and electrically coupled to the regions-materials-components. In contrast, when regions-materials-components are

referred to as being "directly electrically coupled", no intervening electronic component (e.g., no diode, transistor, resistor, transducer, switch, fuse, etc.) is between the directly electrically coupled regions-materials-components.

Any use of "row" and "column" in this document is for convenience in distinguishing one series or orientation of features from another series or orientation of features and along which components have been or may be formed. "Row" and "column" are used synonymously with respect to any series of regions, components, and/or features independent of function. Regardless, the rows may be straight and/or curved and/or parallel and/or not parallel relative one another, as may be the columns. Further, the rows and columns may intersect relative one another at 90° or at one or more other angles (i.e., other than the straight angle).

The composition of any of the conductive/conductor/conducting materials herein may be metal material and/or conductively-doped semiconductive/semiconductor/semiconducting material. "Metal material" is any one or combination of an elemental metal, any mixture or alloy of two or 20 more elemental metals, and any one or more conductive metal compound(s).

Herein, any use of "selective" as to etch, etching, removing, removal, depositing, forming, and/or formation is such an act of one stated material relative to another stated ²⁵ material(s) so acted upon at a rate of at least 2:1 by volume. Further, any use of selectively depositing, selectively growing, or selectively forming is depositing, growing, or forming one material relative to another stated material or materials at a rate of at least 2:1 by volume for at least the ³⁰ first 75 Angstroms of depositing, growing, or forming.

Also, "self-aligned" or "self-aligning" means a technique whereby at least one pair of opposing edges of a structure is formed by a pair of previously-defined edges, thereby not requiring subsequent photolithographic processing with ³⁵ respect to those opposing edges.

Unless otherwise indicated, use of "or" herein encompasses either and both.

Conclusion

In some embodiments, a method of forming an array of capacitors comprises forming rows and columns of horizontally-spaced openings in a sacrificial material. Fill material is formed in multiple of the columns of the openings and 45 lower capacitor electrodes a are formed in a plurality of the columns that are between the columns of the openings comprising the fill material therein. The fill material is of different composition from that of the lower capacitor electrodes. The fill material is between a plurality of horizon- 50 tally-spaced groups that individually comprises the lower capacitor electrodes. Immediately-adjacent of the groups are horizontally spaced apart from one another by a gap that comprises at least one of the columns of the openings comprising the fill material therein. The sacrificial material 55 is removed to expose laterally-outer sides of the lower capacitor electrodes. A capacitor insulator is formed over tops and the laterally-outer sides of the lower capacitor electrodes. Upper capacitor electrode material is formed over the capacitor insulator and the lower capacitor elec- 60 trodes. A horizontally-elongated conductive line is formed atop individual of the groups that directly electrically couple together the upper capacitor electrode material there-below in that individual group.

In some embodiments, a method of forming an array of 65 capacitors comprises forming rows and columns of horizon-tally-spaced openings in a substrate. Fill material is formed

10

in multiple of the columns of the openings to form pillars in the multiple columns and lower capacitor electrodes are formed in a plurality of the columns that are between the pillars. The fill material is of different composition from that of the lower capacitor electrodes. The pillars are between a plurality of horizontally-spaced groups that individually comprise the lower capacitor electrodes. Immediately-adjacent of the groups are horizontally spaced apart from one another by a gap that comprises at least one of the columns of the pillars. A capacitor insulator is formed over the lower capacitor electrodes and the pillars. Upper capacitor electrode material is formed over the capacitor insulator, the lower capacitor electrodes, and the pillars. The upper capacitor electrode material extends across the gap and connects 15 the upper capacitor electrode material that is in the immediately-adjacent groups. At least a portion of the upper capacitor electrode material is removed from the gap to disconnect the upper capacitor electrode material from being connected between the immediately-adjacent groups and a horizontally-elongated conductive line is formed atop individual of the groups that directly electrically couples together the upper capacitor electrode material there-below in that individual group.

In some embodiments, an array of capacitors comprises a plurality of horizontally-spaced groups that individually comprises a plurality of horizontally-spaced lower capacitor electrodes. A capacitor insulator is over the lower capacitor electrodes. An upper capacitor electrode is common to all capacitors in individual of the groups. The capacitors in the individual groups individually comprise one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group. A horizontally-elongated conductive line is atop and directly electrically couples with the upper capacitor electrode in the individual groups. Horizontally-spaced pillars are between immediately-adjacent of the individual groups. The pillars are circuit inoperative.

In some embodiments, an array of ferroelectric memory cells individually comprising a ferroelectric capacitor above 40 a transistor comprises rows and columns of vertical transistors. A gateline line interconnects multiple of the transistors along individual of the rows in a row direction. A digitline interconnects multiple of the transistors along individual of the columns in a column direction. The transistors individually comprise a lower source/drain region directly electrically coupled with individual of the digitlines. The transistors individually comprise an upper source/drain region. A plurality of horizontally-spaced groups individually comprise a plurality of horizontally-spaced lower capacitor electrodes. Individual of the lower capacitor electrodes is directly above and directly electrically coupled to individual of the upper source/drain regions. Immediately adjacent of the groups are horizontally spaced apart from one another by a gap that is horizontally elongated in the column direction. A ferroelectric capacitor insulator is over the lower capacitor electrodes. An upper capacitor electrode is common to all capacitors in individual of the groups. The capacitors in the individual groups individually comprise one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group. A horizontally-elongated conductive line is atop and directly electrically couples with the upper capacitor electrode in the individual groups. Horizontally-spaced pillars in the gap are between immediately-adjacent of the individual groups. The pillars are circuit inoperative.

In compliance with the statute, the subject matter disclosed herein has been described in language more or less

11

specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, 5 and to be appropriately interpreted in accordance with the doctrine of equivalents.

The invention claimed is:

- 1. An array of capacitors comprising:
- a plurality of horizontally-spaced groups individually 10 comprising a plurality of horizontally-spaced lower capacitor electrodes;
- a capacitor insulator over the lower capacitor electrodes; an upper capacitor electrode that is common to all capacitors in an individual group comprised by the plurality of horizontally-spaced groups; the capacitors in the individual group comprising one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode;
- a horizontally-elongated conductive line atop and directly 20 electrically coupled with the upper capacitor electrode in the individual group; and
- horizontally-spaced pillars between immediately-adjacent individual groups comprised by the plurality of horizontally-spaced individual groups, the pillars being of 25 a same size and shape relative to the lower capacitor electrodes and being circuit inoperative.
- 2. The array of claim 1 wherein the immediately-adjacent groups are horizontally spaced farther apart than are closest-immediately-adjacent of the lower capacitor electrodes 30 within the groups.
- 3. The array of claim 1 wherein the pillars are on pitch with the lower capacitor electrodes in their immediately-adjacent groups.
- 4. The array of claim 3 wherein the lower capacitor 35 electrodes within the groups. electrodes are of the same size and shape relative one another, the pillars being of the same size and shape as the lower capacitor electrodes.

 14. The array of claim 12 v with the lower capacitor electrodes adjacent groups.
- 5. The array of claim 1 wherein the groups are horizon-tally-elongated in a column direction, the pillars between the 40 immediately-adjacent individual groups being horizontally-spaced in at least one column along the column direction.
- 6. The array of claim 5 wherein all of the pillars that are between the immediately-adjacent individual groups are arrayed in one and only one column along the column 45 direction.
- 7. The array of claim 6 wherein the pillars are on pitch with the lower capacitor electrodes in their immediately-adjacent groups.
- **8**. The array of claim 1 wherein the pillars are 100% 50 insulative.
- 9. The array of capacitors of claim 1 further comprising an array of transistors below the array of capacitors, the transistors individually being directly electrically coupled to individual of the lower capacitor electrodes.
- 10. The array of capacitors of claim 9 wherein the transistors are vertical transistors.
- 11. The array of capacitors of claim 10 comprising an array of memory cells individually comprising one of the capacitors and one of the transistors.
- 12. An array of ferroelectric memory cells individually comprising a ferroelectric capacitor above a transistor, comprising:
 - rows and columns of vertical transistors, a gateline line interconnecting multiple of the transistors along indi- 65 vidual of the rows in a row direction, a plurality of digitlines with each digitline interconnecting multiple

12

- of the transistors along individual of the columns in a column direction, the transistors individually comprising a lower source/drain region directly electrically coupled with individual of the digitlines, the transistors individually comprising an upper source/drain region;
- a plurality of horizontally-spaced groups individually comprising a plurality of horizontally-spaced lower capacitor electrodes, individual of the lower capacitor electrodes being directly above and directly electrically coupled to individual of the upper source/drain regions, immediately adjacent of the horizontally-spaced groups being horizontally spaced apart from one another by a gap that is horizontally elongated in the column direction;
- a ferroelectric capacitor insulator over the lower capacitor electrodes;
- an upper capacitor electrode that is common to all capacitors in individual groups comprised by the plurality of horizontally-spaced groups; the capacitors in the individual groups individually comprising one of the lower capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group;
- a horizontally-elongated conductive line atop and directly electrically coupled with the upper capacitor electrode in the individual groups; and
- horizontally-spaced pillars in the gap between immediately-adjacent of the individual groups, the pillars being of a same size and shape relative to the lower capacitor electrodes and being circuit inoperative.
- 13. The array of claim 12 wherein the immediately-adjacent groups are horizontally spaced farther apart than are closest-immediately-adjacent of the lower capacitor electrodes within the groups.
- 14. The array of claim 12 wherein the pillars are on pitch with the lower capacitor electrodes in their immediately-adjacent groups.
- 15. The array of claim 12 wherein the pillars are 100% insulative.
- 16. An array of ferroelectric memory cells individually comprising a ferroelectric capacitor above a transistor, comprising:
 - rows and columns of vertical transistors, a gateline line interconnecting multiple of the transistors along individual of the rows in a row direction, a plurality of digitlines with each digitline interconnecting multiple of the transistors along individual of the columns in a column direction, the transistors individually comprising a lower source/drain region directly electrically coupled with individual of the digitlines, the transistors individually comprising an upper source/drain region; a plurality of horizontally-spaced groups individually
 - comprising a plurality of horizontally-spaced groups individually comprising a plurality of horizontally-spaced lower capacitor electrodes, individual of the lower capacitor electrodes being directly above and directly electrically coupled to individual of the upper source/drain regions, immediately adjacent of the horizontally-spaced groups being horizontally spaced apart from one another by a gap that is horizontally elongated in the column direction;
 - a ferroelectric capacitor insulator over the lower capacitor electrodes;
 - an upper capacitor electrode that is common to all capacitors in individual groups comprised by the plurality of horizontally-spaced groups; the capacitors in the individual groups individually comprising one of the lower

capacitor electrodes, the capacitor insulator, and the common upper capacitor electrode in the respective individual group;

a horizontally-elongated conductive line atop and directly electrically coupled with the upper capacitor electrode 5 in the individual groups; and

horizontally-spaced pillars in the gap between immediately-adjacent of the individual groups, the pillars being circuit inoperative, all of the pillars that are between the immediately-adjacent individual groups 10 being arrayed in one and only one column along the column direction.

* * * * *