

US011876701B2

(12) United States Patent

Roweth et al.

(54) SYSTEM AND METHOD FOR
FACILITATING OPERATION
MANAGEMENT IN A NETWORK
INTERFACE CONTROLLER (NIC) FOR
ACCELERATORS

(71) Applicant: Hewlett Packard Enterprise

Development LP, Houston, TX (US)

(72) Inventors: Duncan Roweth, Bristol (GB);
Andrew S. Kopser, Seattle, WA (US);
Igor Gorodetsky, Coquitlam (CA);
Laurence Scott Kaplan, Shoreline, WA
(US); Krishna Chaitanya Kandalla,

Bloomington, MN (US)

(73) Assignee: Hewlett Packard Enterprise

Development LP, Spring, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 54 days.

(21) Appl. No.: 17/594,627

(22) PCT Filed: Mar. 23, 2020

(86) PCT No.: PCT/US2020/024257

§ 371 (c)(1),

(2) Date: Oct. 25, 2021

(87) PCT Pub. No.: **WO2020/236280** PCT Pub. Date: **Nov. 26, 2020**

(65) Prior Publication Data

US 2022/0197845 A1 Jun. 23, 2022

Related U.S. Application Data

(60) Provisional application No. 62/852,273, filed on May 23, 2019, provisional application No. 62/852,289, (Continued)

(10) Patent No.: US 11,876,701 B2

(45) **Date of Patent:** Jan. 16, 2024

(51) Int. Cl.

H04L 45/28 (2022.01)

H04L 45/02 (2022.01)

(Continued)

(52) **U.S. Cl.**CPC *H04L 45/02* (2013.01); *G06F 9/505* (2013.01); *G06F 9/546* (2013.01); (Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

4,807,118 A 2/1989 Lin et al. 5,138,615 A 8/1992 Lamport et al. (Continued)

FOREIGN PATENT DOCUMENTS

CN 101729609 A 6/2010 CN 102932203 A 2/2013 (Continued)


OTHER PUBLICATIONS

International Search Report and Written Opinion received for PCT Application No. PCT/US20/24257, dated July 7. 2020, 10 pages. (Continued)

Primary Examiner — Henry Tsai Assistant Examiner — Aurangzeb Hassan (74) Attorney, Agent, or Firm — Yao Legal Services, Inc.

(57) ABSTRACT

A network interface controller (NIC) capable of efficient operation management for host accelerators is provided. The NIC can be equipped with a host interface and triggering logic block. During operation, the host interface can couple the NIC to a host device. The triggering logic block can obtain, via the host interface from the host device, an (Continued)



operation associated with an accelerator of the host device. The triggering logic block can determine whether a triggering condition has been satisfied for the operation based on an indicator received from the accelerator. If the triggering condition has been satisfied, the triggering logic block can obtain a piece of data generated from the accelerator from a memory location and execute the operation using the piece of data.

16 Claims, 8 Drawing Sheets

Related U.S. Application Data

filed on May 23, 2019, provisional application No. 62/852,203, filed on May 23, 2019.

		3
(51)	Int. Cl.	
(51)	H04L 45/028	(2022.01)
	H04L 45/125	(2022.01)
	H04L 45/00	(2022.01)
	H04L 45/122	(2022.01)
	H04L 47/76	(2022.01)
	H04L 49/15	(2022.01)
	H04L 49/00	(2022.01)
	H04L 69/40	(2022.01)
	H04L 47/10	(2022.01)
	H04L 49/9005	(2022.01)
	H04L 47/34	(2022.01)
	H04L 67/1097	(2022.01)
	G06F 13/16	(2006.01)
	H04L 45/021	(2022.01)
	H04L 47/12	(2022.01)
	G06F 13/42	(2006.01)
	H04L 47/2441	(2022.01)
	H04L 47/30	(2022.01)
	H04L 47/62	(2022.01)
	H04L 47/24	(2022.01)
	H04L 49/90	(2022.01)
	G06F 13/38	(2006.01)
	G06F 13/40	(2006.01)
	H04L 45/745	(2022.01)
	H04L 47/2483	(2022.01)
	H04L 47/629	(2022.01)
	H04L 47/80	(2022.01)
	H04L 49/101	(2022.01)
	H04L 45/12	(2022.01)
	H04L 47/122	(2022.01)
	G06F 12/1036	(2016.01)
	G06F 15/173	(2006.01)
	H04L 43/10	(2022.01)
	H04L 45/42	(2022.01)
	H04L 47/11 G06F 12/0862	(2022.01)
	G00F 12/0002 G06F 12/1045	(2016.01)
	H04L 47/32	(2016.01) (2022.01)
	G06F 9/54	(2022.01) (2006.01)
	G06F 13/14	(2006.01) (2006.01)
	G00F 13/14 G06F 9/50	(2006.01) (2006.01)
	H04L 47/22	(2000.01) (2022.01)
	H04L 47/22 H04L 47/52	(2022.01) (2022.01)
	H04L 47/6275	(2022.01)
	H04L 45/24	(2022.01)
	H04L 45/7453	(2022.01)
	TIO AT A 5 /1 /	(2022.01)

H04L 45/16

(2022.01)

```
H04L 69/22
                     (2022.01)
H04L 47/762
                     (2022.01)
H04L 47/78
                     (2022.01)
H04L 47/20
                     (2022.01)
H04L 49/9047
                     (2022.01)
H04L 1/00
                     (2006.01)
H04L 43/0876
                     (2022.01)
H04L 47/2466
                     (2022.01)
H04L 47/625
                     (2022.01)
H04L 69/28
                     (2022.01)
```

(52) U.S. Cl.

CPC *G06F 12/0862* (2013.01); *G06F 12/1036* (2013.01); **G06F** 12/1063 (2013.01); **G06F** *13/14* (2013.01); *G06F 13/16* (2013.01); G06F 13/1642 (2013.01); G06F 13/1673 (2013.01); **G06F** 13/1689 (2013.01); **G06F** *13/385* (2013.01); *G06F 13/4022* (2013.01); G06F 13/4068 (2013.01); G06F 13/4221 (2013.01); **G06F** 15/17331 (2013.01); **H04L** 1/0083 (2013.01); H04L 43/0876 (2013.01); H04L 43/10 (2013.01); H04L 45/021 (2013.01); **H04L 45/028** (2013.01); **H04L** 45/122 (2013.01); H04L 45/123 (2013.01); H04L 45/125 (2013.01); H04L 45/16 (2013.01); **H04L 45/20** (2013.01); **H04L 45/22** (2013.01); **H04L** 45/24 (2013.01); **H04L** 45/38 (2013.01); *H04L 45/42* (2013.01); *H04L 45/46* (2013.01); **H04L 45/566** (2013.01); **H04L** 45/70 (2013.01); H04L 45/745 (2013.01); H04L 45/7453 (2013.01); H04L 47/11 (2013.01); *H04L 47/12* (2013.01); *H04L* 47/122 (2013.01); **H04L** 47/18 (2013.01); H04L 47/20 (2013.01); H04L 47/22 (2013.01); H04L 47/24 (2013.01); H04L 47/2441 (2013.01); **H04L** 47/2466 (2013.01); **H04L** 47/2483 (2013.01); H04L 47/30 (2013.01); H04L 47/32 (2013.01); H04L 47/323 (2013.01); **H04L** 47/34 (2013.01); **H04L** 47/39 (2013.01); **H04L** 47/52 (2013.01); **H04L** 47/621 (2013.01); H04L 47/626 (2013.01); H04L 47/629 (2013.01); H04L 47/6235 (2013.01); **H04L** 47/6275 (2013.01); **H04L** 47/76 (2013.01); **H04L** 47/762 (2013.01); H04L 47/781 (2013.01); H04L 47/80 (2013.01); *H04L 49/101* (2013.01); *H04L* 49/15 (2013.01); H04L 49/30 (2013.01); H04L 49/3009 (2013.01); H04L 49/3018 (2013.01); **H04L** 49/3027 (2013.01); **H04L** 49/90 (2013.01); H04L 49/9005 (2013.01); H04L 49/9021 (2013.01); H04L 49/9036 (2013.01); **H04L** 49/9047 (2013.01); **H04L** 67/1097 (2013.01); H04L 69/22 (2013.01); **H04L 69/40** (2013.01); G06F 2212/50 (2013.01); G06F 2213/0026 (2013.01); G06F 2213/3808 (2013.01); H04L 69/28 (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

5,457,687	A	10/1995	Newman
5,937,436	\mathbf{A}	8/1999	Watkins
5,960,178	A	9/1999	Cochinwala et al.
5,970,232	A	10/1999	Passint et al.
5,983,332	\mathbf{A}	11/1999	Watkins
6,112,265	A	8/2000	Harriman et al.
6,230,252	B1	5/2001	Passint et al.

US 11,876,701 B2 Page 3

(56)		Referen	ces Cited	9,460,178 B2 9,479,426 B2		
	U.S.	PATENT	DOCUMENTS	9,496,991 B2*	11/2016	Plamondon H04L 12/56
						Atkisson
			Roy et al.	9,544,234 B1 9,548,924 B2		
6,545,98			Sindhu et al. Garcia et al.	· · · · · · · · · · · · · · · · · · ·		Blagodurov et al.
6,633,58			Toerudbakken et al.	9,635,121 B2		Mathew et al.
6,674,72			Passint et al.	, ,		Shuler et al.
6,714,55			Poole et al.	9,762,488 B2 9,762,497 B2		Previdi et al.
6,728,21			Peris et al.	9,702,497 B2 9,830,273 B2		
6,732,21 6,735,17			Sugahara et al. Lenoski et al.	9,838,500 B1		
6,894,97			Aweva et al.	9,853,900 B1		
7,023,85			Washabaugh et al.	, ,		Chorafakis et al.
7,133,94			Blightman et al.	10,003,544 B2 10,009,270 B1		Liu et al. Stark et al.
7,218,63 7,269,18			Best et al. Bly et al.	10,031,857 B2		Menachem et al.
7,305,48			Blumrich et al.	10,050,896 B2		Yang et al.
7,337,28		2/2008		10,061,613 B1		Brooker et al.
7,397,79			Alfieri et al.	10,063,481 B1 10,089,220 B1		Jiang et al. McKelvie et al.
7,430,55 7,441,00		9/2008	Biran et al.	, ,		Vincent et al.
7,464,17				10,178,035 B2	1/2019	
, ,	12 B1	1/2009	Torudbakken et al.		2/2019	· ·
7,562,36			Pope et al.	10,218,634 B2 10,270,700 B2		Aldebert et al. Burnette et al.
7,593,32 7,596,62			Kwan et al. Aloni et al.	10,305,772 B2		Zur et al.
7,620,79			Wentzlaff et al.	10,331,590 B2		MacNamara et al.
7,633,86			Morris et al.	10,353,833 B2		Hagspiel et al.
7,639,61			Manula et al.	10,454,835 B2 10,498,672 B2		Contavalli et al. Graham et al.
7,734,89 7,774,46			Wentzlaff et al. Tanaka et al.	10,567,307 B2		
7,782,86			Chitlur Srinivasa	10,728,173 B1		\mathcal{E}
7,796,57	79 B2	9/2010	Bruss	·		Volpe
7,856,02			Finan et al.	10,817,502 B2 ** 11,128,561 B1		Talagala G06F 16/2365 Matthews et al
7,933,28 7,953,00			Gupta et al. Opsasnick	11,271,869 B1		
7,975,12			Sabbatini, Jr. et al.	11,416,749 B2*	8/2022	Bshara G06F 9/542
·			Subramanian et al.	11,444,886 B1		
, ,			Woo et al.	2001/0010692 A1 2001/0047438 A1	8/2001 11/2001	Sindhu et al.
, ,		11/2011 12/2011				Wynne et al.
8,103,78			Miranda	2003/0016808 A1	1/2003	Hu et al.
8,160,08			Voruganti et al.	2003/0041168 A1		Musoll Daymanta or et al
8,175,10			Yalagandula et al.	2003/0110455 A1 2003/0174711 A1		Baumgartner et al. Shankar
8,249,07 8,281,01			Sugumar et al. Mundkur et al.	2003/0200363 A1	10/2003	_
8,352,72			Chen et al.	2003/0223420 A1	12/2003	
8,353,00			Noehring et al.	2004/0008716 A1		Stiliadis
8,443,15 8,473,78			Tang et al. Andrade et al.	2004/0059828 A1 2004/0095882 A1		Hooper et al. Hamzah et al.
, ,			Flynn G06F 11/1441	2004/0133634 A1		Luke et al.
5,52.,53		3, 2020	711/104			Santos et al.
8,543,53			Alves et al.	2005/0021837 A1 2005/0047334 A1		Haselhorst et al. Paul et al.
, ,			Lavian et al.	2005/004/354 A1 2005/0088969 A1		Carlsen et al.
, ,			Blumrich et al. Archer et al.	2005/0091396 A1	4/2005	Nilakantan et al.
8,706,83			Blocksome	2005/0108444 A1		Flauaus et al.
8,719,54			Kaminski et al.	2005/0108518 A1 2005/0152274 A1		Pandya Simpson
8,811,18 8,948,17			Anand et al.	2005/0132274 A1 2005/0182854 A1		Pinkerton et al.
, ,			Bly et al. McCanne et al.	2005/0270974 A1	12/2005	Mayhew
, ,		4/2015	Attar et al.			Yang et al.
9,047,17			Talagala G06F 12/0804	2006/0023705 A1 2006/0067347 A1		Naik et al.
, ,			Northcott et al. Vaidya et al.	2006/0075480 A1		Noehring et al.
·			Jacobs et al.	2006/0174251 A1		Pope et al.
9,178,78	32 B2	11/2015	Matthews et al.	2006/0203728 A1		Kwan et al.
·			Talagala G06F 3/0619	2007/0061433 A1 2007/0070901 A1		Reynolds et al. Aloni et al.
•			Talagala G06F 12/0804 Flynn G06F 12/0802	2007/0070901 A1 2007/0198804 A1		Moyer
			Mir et al.	2007/0211746 A1		Oshikiri et al.
9,231,88	88 B2	1/2016	Bogdanski et al.	2007/0242611 A1		Archer et al.
			Kegel et al.	2007/0268825 A1		Corwin et al.
9,269,43 9,276,86			Nachimuthu et al. Pradeep	2008/0013453 A1 2008/0013549 A1		Chiang et al. Okagawa et al.
9,276,86			Underwood et al.	2008/0013349 A1 2008/0071757 A1		Ichiriu et al.
· ·			Sinha et al.	2008/0084864 A1		

US 11,876,701 B2 Page 4

(56)	Referen	ices Cited	2014/0122560			Ramey et al.
Т	IS PATENT	DOCUMENTS	2014/0129664 2014/0133292			McDaniel et al. Yamatsu et al.
	J.D. 1711L/11	DOCOME	2014/0136646			Tamir et al.
2008/0091915	A1 4/2008	Moertl et al.	2014/0169173			Naouri et al.
2008/0147881		Krishnamurthy et al.	2014/0185621			Decusatis et al.
2008/0159138		Shepherd et al.	2014/0189174 2014/0207881			Ajanovic et al. Nussle et al.
2008/0253289 . 2009/0003212 .		Naven et al. Kwan et al.	2014/0207881			Makikeni et al.
2009/0003212		Holmes et al.	2014/0226488			Shamis et al.
2009/0013175			2014/0241164			Cociglio et al.
2009/0055496		Garg et al.	2014/0258438 2014/0301390		9/2014	Ayoub Scott et al.
2009/0092046		Naven et al.	2014/0301390			Basso et al.
2009/0141621 . 2009/0198958 .		Fan et al. Arimilli et al.	2014/0325013			Tamir et al.
2009/0150533		Blumrich et al.	2014/0328172			Kumar et al.
2009/0285222	A1 11/2009	Hoover et al.	2014/0347997			Bergamasco et al.
2010/0061241		Sindhu et al.	2014/0362698 2014/0369360		12/2014	Arad Carlstrom
2010/0169608 . 2010/0172260 .		Kuo et al. Kwan et al.	2014/0379847			Williams
2010/01/2200 2		Gupta	2015/0003247		1/2015	Mejia et al.
2010/0220595		Petersen	2015/0006849			Xu et al.
2010/0274876		Kagan et al.	2015/0009823 2015/0026361			Ganga et al. Matthews et al.
2010/0302942		Shankar et al.	2015/0020301		1/2015	
2010/0316053 . 2011/0051724 .		Miyoshi et al. Scott et al.	2015/0055476			Decusatis et al.
2011/0066824		Bestler	2015/0055661	A 1		Boucher et al.
2011/0072179		Lacroute et al.	2015/0067095			Gopal et al.
2011/0099326		Jung et al.	2015/0089495 2015/0103667			Persson et al. Elias et al.
2011/0110383		Yang et al.	2015/0103007			Edsall et al.
2011/0128959 . 2011/0158096 .		Bando et al. Leung et al.	2015/0146527			Kishore et al.
2011/0158248		Vorunganti et al.	2015/0154004			Aggarwal
2011/0164496	A1 7/2011	Loh et al.	2015/0161064		6/2015	_ -
2011/0173370		Jacobs et al.	2015/0180782 2015/0186318			Rimmer et al. Kim et al.
2011/0264822 . 2011/0276699 .		Ferguson et al. Pedersen	2015/0193262			Archer et al.
2011/02/0099		Jayakumar	2015/0195388		7/2015	Snyder et al.
2011/0320724		Mejdrich et al.	2015/0208145			Parker et al.
2012/0093505		Yeap et al.	2015/0220449 2015/0237180			Stark et al.
2012/0102506		Hopmann et al.	2015/023/180			Swartzentruber et al. Nakil et al.
2012/0117423 . 2012/0137075 .		Andrade et al. Vorbach	2015/0244804			Warfield et al.
2012/013/073		Parker et al.	2015/0261434			Kagan et al.
2012/0144065		Parker et al.	2015/0263955			Talaski et al.
2012/0147752		Ashwood-Smith et al.	2015/0263994 2015/0288626		10/2015	Haramaty et al. Avbay
2012/0170462 . 2012/0170575 .		Sinna Mehra	2015/0365337		12/2015	
2012/01/03/3		Lindsay et al.	2015/0370586			Cooper et al.
2012/0250512	A1 10/2012	Jagadeeswaran et al.	2016/0006664			Sabato et al.
2012/0287821		Godfrey et al.	2016/0012002 2016/0028613			Arimilli et al. Haramaty et al.
2012/0297083 . 2012/0300669 .		Ferguson et al.	2016/0028013			Wang et al.
2012/0300009		Epps et al.	2016/0094450			Ghanwani et al.
2013/0010636		Regula	2016/0134518			Callon et al.
2013/0039169		Schlansker et al.	2016/0134535		5/2016	
2013/0060944 2 2013/0103777 2		Archer et al.	2016/0134559 2016/0134573			Abel et al. Gagliardi et al.
2013/0103/7/		Kagan et al. Mainaud et al.	2016/0142318			Beecroft
2013/0136090		Liu et al.	2016/0154756			Dodson et al.
2013/0182704		Jacobs et al.	2016/0182383			Pedersen
2013/0194927		Yamaguchi et al.	2016/0205023 2016/0226797			Janardhanan Aravinthan et al.
2013/0203422 2 2013/0205002 2		Masputra et al. Wang et al.	2016/0254991			Eckert et al.
2013/0203002		Nandagopal	2016/0259394	A 1		Ragavan
2013/0246552		Underwood et al.	2016/0283422			Crupnicoff et al.
2013/0290673		Archer et al.	2016/0285545			Schmidtke et al.
2013/0301645 . 2013/0304988 .		Bogdanski et al. Totolos et al.	2016/0285677 2016/0294694			Kashyap et al. Parker et al.
2013/0304988		Neerincx et al.	2016/0294926			Zur et al.
2013/0311323		Suzuki et al.	2016/0301610		10/2016	Amit et al.
2013/0336164	A1 12/2013	Yang et al.	2016/0344620			G. Santos et al.
2014/0019661		Hormuth et al.	2016/0381189			Caulfield et al.
2014/0032695 . 2014/0036680 .		Michels et al. Lih et al.	2017/0024263 2017/0039063			Verplanken Gopal et al.
2014/0030080 2		Yeung et al.	2017/0039003			Gopai et al. Goldenberg et al.
2014/0095753		Crupnicoff et al.	2017/0041233		2/2017	
2014/0098675		Frost et al.	2017/0054633			Underwood et al.
2014/0119367	A1 5/2014	Han et al.	2017/0091108	A1	3/2017	Arellano et al.

US 11,876,701 B2 Page 5

(56)	Referer	nces Cited	2019/	0199646	A 1 6	5/2019	Singh et al.
	. PATENT	DOCUMENTS		/0253354 /0280978			Caulfield et al. Schmatz et al.
				0294575			Dennison et al.
2017/0097840 A1		Bridgers Dette et el		/0306134 /0332314			Shanbhogue et al. Zhang et al.
2017/0103108 A1 2017/0118090 A1		Datta et al. Pettit et al.		0334624			Bernard
2017/0118098 A1		Littlejohn et al.		/0356611			Das et al.
2017/0153852 A1		Ma et al.		/0361728 <i>/</i>			Kumar et al.
2017/0177541 A1 2017/0220500 A1	6/2017 8/2017	Berman et al.		/0379610			Srinivasan et al. Belogolovy et al.
2017/0220300 A1 2017/0237654 A1		Turner et al.		0030044 7			Burstein et al.
2017/0237671 A1		Rimmer et al.	2020/	0145725	A1 5	/2020	Eberle et al.
2017/0242753 A1 2017/0250914 A1		Sherlock et al. Caulfield et al.		(0177505)		5/2020	
2017/0250914 A1 2017/0251394 A1		Johansson et al.		/0177521			Blumrich et al. Wang et al.
2017/0270051 A1		Chen et al.		0239733 I $0272579 I$			Humphrey et al.
2017/0272331 A1		Lissack Canaca et al		0274832			Humphrey et al.
2017/0272370 A1 2017/0286316 A1		Ganga et al. Doshi et al.		0334195			Chen et al.
2017/0289066 A1	10/2017	Haramaty et al.		/0349098 /0081410			Caulfield et al. Chavan et al.
2017/0295098 A1		Watkins et al.		0031410°			Johnsen et al.
2017/0324664 A1 2017/0371778 A1		Xu et al. McKelvie et al.		0263779			Haghighat G06F 9/5061
		Menachem et al.		0334206			Colgrove et al.
2018/0019948 A1		Patwardhan et al.		/0377156 <i>/</i>			Michael et al.
2018/0026878 A1 2018/0077064 A1		Zahavi et al. Wang		/0409351			Das et al. Ganapathi et al.
2018/0083868 A1		Cheng		0166705			Froese
2018/0097645 A1		Rajagopalan et al.		/0200900			Roweth
2018/0097912 A1 2018/0113618 A1		Chumbalkar et al. Chan et al.		/0210058 <i>.</i> /0217078			Bataineh et al.
2018/0115018 A1		Erickson et al.		/0217078			Ford et al. Yefet et al.
2018/0131602 A1		Civanlar et al.		0217101 1			Roweth et al.
2018/0131678 A1 2018/0150374 A1		Agarwal et al. Ratcliff	2022/	0278941	A 1 9	/2022	Shalev et al.
2018/0150374 A1 2018/0152317 A1		Chang et al.		/0309025 <i>.</i>			Chen et al.
2018/0152357 A1	5/2018	Natham et al.		/0035420 / /0046221			Sankaran et al. Pismenny et al.
2018/0173557 A1		Nakil et al.	2023/	0040221	A1 2	12023	1 Ishiching Ct al.
2018/0183724 A1 2018/0191609 A1		Callard et al. Caulfield et al.		FOR	REIGN	PATE	NT DOCUMENTS
2018/0198736 A1		Labonte et al.					
2018/0212876 A1		Bacthu et al.	CN CN		1032424 1060188		10/2019 12/2019
2018/0212902 A1 2018/0219804 A1		Steinmacher-Burow Graham et al.	EP	1.	027513		7/1988
2018/0225238 A1		Karguth et al.	EP		218757		5/2010
2018/0234343 A1		Zdornov et al.	EP		221932		8/2010 11/2015
2018/0254945 A1 2018/0260324 A1		Bogdanski et al. Marathe et al.	EP EP		294783 344500		11/2015 2/2019
2018/0278540 A1		Shalev et al.	JP	200	3-24419		8/2003
2018/0287928 A1		Levi et al.	JP VD	10 2012	345965		10/2003
2018/0323898 A1 2018/0335974 A1	11/2018 11/2018	Simionescu et al.	KR KR	10-2012 10-2012			6/2012 7/2012
2018/0341494 A1		Sood et al.	KR	10-2014			8/2014
2019/0007349 A1			KR	10-2015			3/2015
2019/0018808 A1 2019/0036771 A1		Beard et al. Sharpless et al.	KR KR	10-2015 10-2017			9/2015 10/2017
2019/0042337 A1		Dinan	KR		-185074		4/2018
2019/0042518 A1		Marolia	NO		3/01986		3/2003
2019/0044809 A1 2019/0044827 A1		Willis G06F 16/2453 Ganapathi et al.	WO WO		1/06985 02/4732		9/2001 6/2002
2019/0044863 A1		Mula et al.	WO		4/00161		12/2003
2019/0044872 A1		Ganapathi et al.	WO		5/09448		10/2005
2019/0044875 A1 2019/0052327 A1		Murty et al. Motozuka et al.	WO WO		7/03418 9/01046		3/2007 1/2009
2019/0052527 A1	2/2019		WO		9/01823		2/2009
2019/0068501 A1		Schneider et al.	WO		4/09278		6/2014
2019/0081903 A1 2019/0095134 A1	3/2019	Kobayashi et al.	WO WO		4/13738 4/14100		9/2014 9/2014
2019/0093134 A1 2019/0104057 A1		Goel et al.	WO		8/00497		1/2018
2019/0104206 A1		Goel et al.	WO		8/04670		3/2018
2019/0108106 A1 2019/0108332 A1		Aggarwal et al. Glew et al.	WO	201	9/07207	2 Al	4/2019
2019/0108332 A1 2019/0109791 A1		Mehra et al.				D DIT	
2019/0121781 A1		Kasichainula			OTHE	K PU.	BLICATIONS
2019/0140979 A1		Levi et al.	Interna	tional Sea	rch Reno	ort and	Written Opinion received for PCT
2019/0146477 A1 2019/0171612 A1		Cella et al. Shahar et al.			-		320/24340, dated Oct. 26, 2020, 9
2019/01/1012 A1 2019/0196982 A1		Rozas et al.	pages.	11	-	- ~	,
	_ = 		1 0				

(56) References Cited

OTHER PUBLICATIONS

International Search Report and Written Opinion received for PCT Patent Application No. PCT/US20/24342, dated Oct. 27, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Patent Application No. PCT/US2020/024192, dated Oct. 23, 2020, 9 pages.

International Search Report and Written Opinion received for PCT Patent Application No. PCT/US2020/024221, dated Oct. 26, 2020, 9 pages.

International Search Report cited in PCT/US2020/024170 dated Dec. 16, 2020; 3 pages.

Maabi, S., et al.; "ERFAN: Efficient reconfigurable fault-tolerant deflection routing algorithm for 3-D Network-on-Chip"; Sep. 6-9, 2016.

Maglione-Mathey, G., et al.; "Scalable Deadlock-Free Deterministic Minimal-Path Routing Engine for InfiniBand-Based Dragonfly Networks"; Aug. 21, 2017; 15 pages.

Mamidala, A.R., et al.; "Efficient Barrier and Allreduce on Infiniband clusters using multicast and adaptive algorithms"; Sep. 20-23, 2004; 10 pages.

Mammeri, Z; "Reinforcement Learning Based Routing in Networks: Review and Classification of Approaches"; Apr. 29, 2019; 35 pages.

Mollah; M. A., et al.; "High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation: 8th International Workshop"; Nov. 13, 2017.

Open Networking Foundation; "OpenFlow Switch Specification"; Mar. 26, 2015; 283 pages.

Prakash, P., et al.; "The TCP Outcast Problem: Exposing Unfairness in Data Center Networks"; 2011; 15 pages.

Ramakrishnan, K., et al.; "The Addition of Explicit Congestion Notification (ECN) to IP"; Sep. 2001; 63 pages.

Roth, P. C., et al; "MRNet: A Software-Based Multicast/Reduction Network for Scalable Tools1"; Nov. 15-21, 2003; 16 pages.

Silveira, J., et al.; "Preprocessing of Scenarios for Fast and Efficient Routing Reconfiguration in Fault-Tolerant NoCs"; Mar. 4-6, 2015. Tsunekawa, K.; "Fair bandwidth allocation among LSPs for AF class accommodating TCP and UDP traffic in a Diffserv-capable MPLS network"; Nov. 17, 2005; 9 pages.

Underwood, K.D., et al.; "A hardware acceleration unit for MPI queue processing"; Apr. 18, 2005; 10 pages.

Wu, J.; "Fault-tolerant adaptive and minimal routing in meshconnected multicomputers using extended safety levels"; Feb. 2000; 11 pages.

Xiang, D., et al.; "Fault-Tolerant Adaptive Routing in Dragonfly Networks"; Apr. 12, 2017; 15 pages.

Xiang, D., et al; "Deadlock-Free Broadcast Routing in Dragonfly Networks without Virtual Channels", submission to IEEE transactions on Parallel and Distributed Systems, 2015, 15 pages.

Ramakrishnan et al, RFC 3168, "The addition of Explicit Congestion Notification (ECN) to IP", Sep. 2001 (Year: 2001).

Awerbuch, B., et al.; "An On-Demand Secure Routing Protocol Resilient to Byzantine Failures"; Sep., 2002; 10 pages.

Belayneh L.W., et al.; "Method and Apparatus for Routing Data in an Inter-Nodal Communications Lattice of a Massively Parallel Computer System by Semi-Randomly Varying Routing Policies for Different Packets"; 2019; 3 pages.

Bhatele, A., et al.; "Analyzing Network Health and Congestion in Dragonfly-based Supercomputers"; May 23-27, 2016; 10 pages. Blumrich, M.A., et al.; "Exploiting Idle Resources in a High-Radix Switch for Supplemental Storage"; Nov. 2018; 13 pages.

Chang, F., et al.; "PVW: Designing Vir PVW: Designing Virtual World Ser orld Server Infr er Infrastructur astructure"; 2010; 8 pages.

Chang, F., et al; "PVW: Designing Virtual World Server Infrastructure"; 2010; 8 pages.

Chen, F., et al.; "Requirements for RoCEv3 Congestion Management"; Mar. 21, 2019; 8 pages.

Cisco Packet Tracer; "packet-tracer;—ping"; https://www.cisco.com/c/en/us/td/docs/security/asa/asa-command-reference/I-R/cmdref2/p1.html; 2017.

Cisco; "Understanding Rapid Spanning Tree Protocol (802.1w)"; Aug. 1, 2017; 13 pages.

Eardley, ED, P; "Pre-Congestion Notification (PCN) Architecture"; Jun. 2009; 54 pages.

Escudero-Sahuquillo, J., et al.; "Combining Congested-Flow Isolation and Injection Throttling in HPC Interconnection Networks"; Sep. 13-16, 2011; 3 pages.

Hong, Y.; "Mitigating the Cost, Performance, and Power Overheads Induced by Load Variations in Multicore Cloud Servers"; Fall 2013; 132 pages.

Huawei; "The Lossless Network For Data Centers"; Nov. 7, 2017; 15 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024248, dated Jul. 8, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/024332, dated Jul. 8, 2020, 13 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24243, dated Jul. 9, 2020, 10 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24253, dated July 6. 2020, 12 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24256, dated July 7. 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24258, dated Jul. 7, 2020, 9 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24259, dated Jul. 9, 2020, 13 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24260, dated Jul. 7, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24268, dated Jul. 9, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24269, dated July 9. 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US20/24339, dated Jul. 8, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024125, dated Jul. 10, 2020, 5 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024129, dated Jul. 10, 2020, 11 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024237, dated Jul. 14, 2020, 5 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024239, dated Jul. 14, 2020, 11 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024241, dated Jul. 14, 2020, 13 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024242, dated Jul. 6, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024244, dated Jul. 13, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024245, dated Jul. 14, 2020, 11 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024246, dated Jul. 14, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024250, dated Jul. 14, 2020, 12 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024254, dated Jul. 13, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024262, dated Jul. 13, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024266, dated Jul. 9, 2020, 10 pages.

(56) References Cited

OTHER PUBLICATIONS

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024270, dated Jul. 10, 2020, 13 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024271, dated Jul. 9, 2020, 10 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024272, dated Jul. 9, 2020, 10 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024276, dated Jul. 13, 2020, 9 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024304, dated Jul. 15, 2020, 11 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024311, dated Jul. 17, 2020, 8 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024321, dated Jul. 9, 2020, 9 pages.


International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024324, dated Jul. 14, 2020, 10 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/024327, dated Jul. 10, 2020, 15 pages.

International Search Report and Written Opinion received for PCT Application No. PCT/US2020/24158, dated Jul. 6, 2020, 18 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/24251, dated Jul. 6, 2020, 11 pages. International Search Report and Written Opinion received for PCT Application No. PCT/US2020/24267, dated Jul. 6, 2020, 9 pages. International Search Report and Written Opinion received for PCT Patent Application No. PCT/US20/24303, dated Oct. 21, 2020, 9 pages.

Extended European Search Report and Search Opinion received for EP Application No. 20809930.9, dated Mar. 2, 2023, 9 pages. Extended European Search Report and Search Opinion received for EP Application No. 20810784.7, dated Mar. 9, 2023, 7 pages.

^{*} cited by examiner








FIG. 2A





五 (3)





FIG. 4A






FIG. 4C




FIG. 5

SYSTEM AND METHOD FOR **FACILITATING OPERATION** MANAGEMENT IN A NETWORK INTERFACE CONTROLLER (NIC) FOR ACCELERATORS

BACKGROUND

Field

This is generally related to the technical field of networking. More specifically, this disclosure is related to systems and methods for facilitating a network interface controller (NIC) with efficient operation management for host accelerators.

Related Art

As network-enabled devices and applications become 20 progressively more ubiquitous, various types of traffic as well as the ever-increasing network load continue to demand more performance from the underlying network architecture. For example, applications such as high-performance computing (HPC), media streaming, and Internet of Things 25 (IOT) can generate different types of traffic with distinctive characteristics. As a result, in addition to conventional network performance metrics such as bandwidth and delay, network architects continue to face challenges such as scalability, versatility, and efficiency.

SUMMARY

A network interface controller (NIC) capable of efficient operation management for host accelerators is provided. The 35 NIC can be equipped with a host interface and triggering logic block. During operation, the host interface can couple the NIC to a host device. The triggering logic block can obtain, via the host interface from the host device, an operation associated with an accelerator of the host device. 40 The triggering logic block can determine whether a triggering condition has been satisfied for the operation based on an indicator received from the accelerator. If the triggering condition has been satisfied, the triggering logic block can obtain a piece of data generated from the accelerator from a 45 memory location and execute the operation using the piece of data.

BRIEF DESCRIPTION OF THE FIGURES

- FIG. 1 shows an exemplary network.
- FIG. 2A shows an exemplary NIC chip with a plurality of NICs.
 - FIG. 2B shows an exemplary architecture of a NIC.
- accelerators in a NIC.
- FIG. 4A shows a flow chart of a triggered operation generation process in the host device of NIC.
- FIG. 4B shows a flow chart of a triggered operation management process in a NIC.
- FIG. 4C shows a flow chart of a triggered operation execution process in a NIC.
- FIG. 5 shows an exemplary computer system equipped with a NIC that facilitates efficient operation management for host accelerators.

In the figures, like reference numerals refer to the same figure elements.

DETAILED DESCRIPTION

Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general 5 principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present disclosure. Thus, the present invention is not limited to the embodiments shown. Overview

The present disclosure describes systems and methods that facilitate operation management in a network interface controller (NIC) for host accelerators. The NIC allows a host to communicate with a data-driven network.

The embodiments described herein solve the problem of 15 facilitating efficient communication operations for an accelerator by (i) generating communication operations for the accelerator by the host processor, and (ii) providing the communication operations to the NIC and allowing the accelerator to trigger the operations at the NIC. In this way, the accelerator can communicate without implementing a protocol stack.

During operation, an application, which can operate on a host device of a NIC, can issue a command that involves significant and complex computations. The host device may use an accelerator, such as a graphic processing unit (GPU) or a tensor processing unit (TPU), to efficiently perform such computations. However, an accelerator may facilitate scalar computing, which may not be well suited for running a communication stack. Furthermore, facilitating the compu-30 tational results to the host processor (e.g., the central processor of the host device) can be time-consuming. As a result, issuing communication operations from the accelerator may be inefficient and cause a delay in providing the computational results to remote devices.

To solve this problem, the NIC can store communication operations generated by the host processor and allow the accelerator to trigger the operation at the NIC. During operation, the host processor may prepare a communication operation in advance and store the operations in a command queue, which can be stored in the memory device of the host device. Upon completion of a set of computations, the accelerator may store the result or outcome of the computations in a predetermined location. The location can be in the memory device of the host device or a memory device of the NIC.

The NIC may pre-fetch the operation and store the operation in a pre-fetch queue of the NIC. The accelerator can then trigger the operation by notifying the NIC. In response, the NIC may obtain the communication operation from the command queue or the pre-fetch queue of the NIC. The NIC can also obtain the result from the predetermined location. Subsequently, the NIC can issue the communication operation with the result as payload or parameter. In some embodiments, the communication operation is a FIG. 3 shows exemplary operation management for host 55 remote direct memory access (RDMA) operation, such as a "GET" or a "PUT" command. In this way, the NIC can facilitate efficient communication operations for the accelerator without requiring the accelerator to implement a communication stack.

Since the communication operation is a pre-generated operation that can be triggered, such an operation can be referred to as a triggered operation. The NIC may facilitate a triggered operation based on a counting event. The NIC can maintain a counter (e.g., a hardware-implemented coun-65 ter) and a threshold value for the counting event. An interface-based command may cause the NIC to increment the counter. For example, the accelerator may execute a

plurality of threads or processes. When a thread or process completes the allocated computation, the thread or process can issue the interface-based command to the NIC.

The interface-based command can include a handle (e.g., a pointer or an identifier) of the counter. Upon receiving the command, the NIC can increment the counter. When the counter value becomes greater than or equal to the threshold, the NIC can determine that a triggering condition has been satisfied. Accordingly, the NIC can trigger the communication operation. Here, the threshold can correspond to the number of threads (or processes). In this way, each thread or process can independently notify the NIC, and the completion of computation for all threads of the accelerator can operate as the trigger.

One embodiment of the present invention provides a NIC that can be equipped with a host interface and triggering logic block. During operation, the host interface can couple the NIC to a host device. The triggering logic block can obtain, via the host interface from the host device, an 20 operation associated with an accelerator of the host device. The triggering logic block can determine whether a triggering condition has been satisfied for the operation based on an indicator received from the accelerator. If the triggering condition has been satisfied, the triggering logic block can 25 obtain a piece of data generated from the accelerator from a memory location and execute the operation using the piece of data.

In a variation on this embodiment, the memory location includes one or more of: (i) a location of a memory device 30 of the host device, and (ii) a location of a memory device of the NIC.

In a variation on this embodiment, wherein the NIC can include counter circuitry. The triggering logic block can increment a counter value stored by the counter circuitry 35 based on the indicator received from the accelerator.

In a further variation, the triggering logic block can determine whether the triggering condition has been satisfied by comparing the counter value with a threshold value indicated by the operation.

In a further variation, if the triggering condition has not been satisfied, the triggering logic block can insert the operation in a data structure that stores one or more operations associated with the counter circuitry.

In a further variation, the triggering logic block can 45 receive a plurality of indicators from the accelerator and increment the counter value stored by the counter circuitry for a respective indicator.

In a variation on this embodiment, the triggering logic block can obtain the piece of data based on a direct memory 50 access (DMA) command.

In a variation on this embodiment, the operation is generated before generating the piece of data.

In a variation on this embodiment, the triggering logic block can obtain the operation from a command queue in a 55 memory device of the host device and store the operation in a pre-fetch queue of the network interface controller.

In a variation on this embodiment, the host interface can be a peripheral component interconnect express (PCIe) interface. The triggering logic block may receive the indicator based on a PCIe command.

In this disclosure, the description in conjunction with FIG. 1 is associated with the network architecture and the description in conjunction with FIG. 2A and onward provide more details on the architecture and operations associated with a 65 NIC that supports efficient operation management for host accelerators.

FIG. 1 shows an exemplary network. In this example, a network 100 of switches, which can also be referred to as a "switch fabric," can include switches 102, 104, 106, 108, and 110. Each switch can have a unique address or ID within switch fabric 100. Various types of devices and networks can be coupled to a switch fabric. For example, a storage array 112 can be coupled to switch fabric 100 via switch 110; an InfiniBand (IB) based HPC network **114** can be coupled to switch fabric 100 via switch 108; a number of end hosts, such as host 116, can be coupled to switch fabric 100 via switch 104; and an IP/Ethernet network 118 can be coupled to switch fabric 100 via switch 102. In general, a switch can have edge ports and fabric ports. An edge port can couple to a device that is external to the fabric. A fabric port can 15 couple to another switch within the fabric via a fabric link. Typically, traffic can be injected into switch fabric 100 via an ingress port of an edge switch, and leave switch fabric 100 via an egress port of another (or the same) edge switch. An ingress link can couple a NIC of an edge device (for example, an HPC end host) to an ingress edge port of an edge switch. Switch fabric 100 can then transport the traffic to an egress edge switch, which in turn can deliver the traffic to a destination edge device via another NIC.

Exemplary NIC Architecture

FIG. 2A shows an exemplary NIC chip with a plurality of NICs. With reference to the example in FIG. 1, a NIC chip 200 can be a custom application-specific integrated circuit (ASIC) designed for host 116 to work with switch fabric 100. In this example, chip 200 can provide two independent NICs 202 and 204. A respective NIC of chip 200 can be equipped with a host interface (HI) (e.g., an interface for connecting to the host processor) and one High-speed Network Interface (HNI) for communicating with a link coupled to switch fabric 100 of FIG. 1. For example, NIC 202 can include an HI 210 and an HNI 220, and NIC 204 can include an HI **211** and an HNI **221**.

In some embodiments, HI 210 can be a peripheral component interconnect (PCI) or a peripheral component interconnect express (PCIe) interface. HI 210 can be coupled to a host via a host connection **201**, which can include N (e.g., N can be 16 in some chips) PCle Gen 4 lanes capable of operating at signaling rates up to 25 Gbps per lane. HNI **210** can facilitate a high-speed network connection 203, which can communicate with a link in switch fabric 100 of FIG. 1. HNI **210** can operate at aggregate rates of either 100 Gbps or 200 Gbps using M (e.g., M can be 4 in some chips) full-duplex serial lanes. Each of the M lanes can operate at 25 Gbps or 50 Gbps based on non-return-to-zero (NRZ) modulation or pulse amplitude modulation 4 (PAM4), respectively. HNI 220 can support the Institute of Electrical and Electronics Engineers (IEEE) 802.3 Ethernet-based protocols as well as an enhanced frame format that provides support for higher rates of small messages.

NIC 202 can support one or more of: point-to-point message passing based on Message Passing Interface (MPI), remote memory access (RMA) operations, offloading and progression of bulk data collective operations, and Ethernet packet processing. When the host issues an MPI message, NIC 202 can match the corresponding message type. Furthermore, NIC 202 can implement both eager protocol and rendezvous protocol for MPI, thereby offloading the corresponding operations from the host.

Furthermore, the RMA operations supported by NIC 202 can include PUT, GET, and Atomic Memory Operations (AMO). NIC 202 can provide reliable transport. For example, if NIC 202 is a source NIC, NIC 202 can provide a retry mechanism for idempotent operations. Furthermore,

connection-based error detection and retry mechanism can be used for ordered operations that may manipulate a target state. The hardware of NIC 202 can maintain the state necessary for the retry mechanism. In this way, NIC 202 can remove the burden from the host (e.g., the software). The 5 policy that dictates the retry mechanism can be specified by the host via the driver software, thereby ensuring flexibility in NIC 202.

Furthermore, NIC 202 can facilitate triggered operations, a general-purpose mechanism for offloading, and progression of dependent sequences of operations, such as bulk data collectives. NIC 202 can support an application programming interface (API) (e.g., libfabric API) that facilitates fabric communication services provided by switch fabric 100 of FIG. 1 to applications running on host 116. NIC 202 can also support a low-level network programming interface, such as Portals API. In addition, NIC 202 can provide efficient Ethernet packet processing, which can include efficient transmission if NIC 202 is a sender, flow steering if NIC 202 is a target, and checksum computation. Moreover, 20 NIC 202 can support virtualization (e.g., using containers or virtual machines).

FIG. 2B shows an exemplary architecture of a NIC. In NIC 202, the port macro of HNI 220 can facilitate low-level Ethernet operations, such as physical coding sublayer (PCS) 25 and media access control (MAC). In addition, NIC 202 can provide support for link layer retry (LLR). Incoming packets can be parsed by parser 228 and stored in buffer 229. Buffer 229 can be a PFC Buffer provisioned to buffer a threshold amount (e.g., one microsecond) of delay bandwidth. HNI 30 220 can also include control transmission unit 224 and control reception unit 226 for managing outgoing and incoming packets, respectively.

NIC 202 can include a Command Queue (CQ) unit 230. CQ unit 230 can be responsible for fetching and issuing host 35 side commands. CQ unit 230 can include command queues 232 and schedulers 234. Command queues 232 can include two independent sets of queues for initiator commands (PUT, GET, etc.) and target commands (Append, Search, etc.), respectively. Command queues 232 can be imple- 40 mented as circular buffers maintained in the memory of NIC **202**. Applications running on the host can write to command queues 232 directly. Schedulers 234 can include two separate schedulers for initiator commands and target commands, respectively. The initiator commands are sorted into 45 flow queues 236 based on a hash function. One of flow queues 236 can be allocated to a unique flow. Furthermore, CQ unit 230 can further include a triggered operations module (or logic block) 238, which is responsible for queuing and dispatching triggered commands.

Outbound transfer engine (OXE) **240** can pull commands from flow queues 236 in order to process them for dispatch. OXE **240** can include an address translation request unit (ATRU) 244 that can send address translation requests to address translation unit (ATU) 212. ATU 212 can provide 55 virtual to physical address translation on behalf of different engines, such as OXE 240, inbound transfer engine (IXE) 250, and event engine (EE) 216. ATU 212 can maintain a large translation cache 214. ATU 212 can either perform translation itself or may use host-based address translation 60 services (ATS). OXE 240 can also include message chopping unit (MCU) **246**, which can fragment a large message into packets of sizes corresponding to a maximum transmission unit (MTU). MCU **246** can include a plurality of MCU modules. When an MCU module becomes available, the 65 MCU module can obtain the next command from an assigned flow queue. The received data can be written into

6

data buffer 242. The MCU module can then send the packet header, the corresponding traffic class, and the packet size to traffic shaper 248. Shaper 248 can determine which requests presented by MCU 246 can proceed to the network.

Subsequently, the selected packet can be sent to packet and connection tracking (PCT) 270. PCT 270 can store the packet in a queue 274. PCT 270 can also maintain state information for outbound commands and update the state information as responses are returned. PCT 270 can also maintain packet state information (e.g., allowing responses to be matched to requests), message state information (e.g., tracking the progress of multi-packet messages), initiator completion state information, and retry state information (e.g., maintaining the information required to retry a command if a request or response is lost). If a response is not returned within a threshold time, the corresponding command can be stored in retry buffer 272. PCT 270 can facilitate connection management for initiator and target commands based on source tables 276 and target tables 278, respectively. For example, PCT 270 can update its source tables 276 to track the necessary state for reliable delivery of the packet and message completion notification. PCT 270 can forward outgoing packets to HNI 220, which stores the packets in outbound queue 222.

NIC 202 can also include an IXE 250, which provides packet processing if NIC 202 is a target or a destination. IXE 250 can obtain the incoming packets from HNI 220. Parser 256 can parse the incoming packets and pass the corresponding packet information to a List Processing Engine (LPE) 264 or a Message State Table (MST) 266 for matching. LPE 264 can match incoming messages to buffers. LPE 264 can determine the buffer and start address to be used by each message. LPE 264 can also manage a pool of list entries 262 used to represent buffers and unexpected messages. MST 266 can store matching results and the information required to generate target side completion events. MST 266 can be used by unrestricted operations, including multi-packet PUT commands, and single-packet and multi-packet GET commands.

Subsequently, parser **256** can store the packets in packet buffer **254**. IXE **250** can obtain the results of the matching for conflict checking. DMA write and AMO module **252** can then issue updates to the memory generated by write and AMO operations. If a packet includes a command that generates target side memory read operations (e.g., a GET response), the packet can be passed to the OXE **240**. NIC **202** can also include an EE **216**, which can receive requests to generate event notifications from other modules or units in NIC **202**. An event notification can specify that either a fill event or a counting event is generated. EE **216** can manage event queues, located within host processor memory, to which it writes full events. EE **216** can forward counting events to CQ unit **230**.

Operation Management in NIC

FIG. 3 shows exemplary operation management for host accelerators in a NIC. In this example, a host device 300 can be equipped with a NIC 330. Device 300 can include a processor 302, a memory device 304, an interface system 306, and a set of accelerators 308. An HI 332 of NIC 330 can be coupled to interface system 306 of device 330. In some embodiments, HI 332 can be a PCIe interface, and interface system 306 can be a PCIe system that provides a slot for HI 332. Accelerators 308 can include a number of accelerators 312, 314, 316, and 318. An accelerator can be any processing unit that can perform extensive and specialized computations, such as a GPU or a TPU.

Typically, an application, which can operate on device 300, can issue a command that involves significant and complex computations. Device 300 may use accelerator 312 to efficiently perform such computations. However, accelerator 312 may facilitate scalar computing, which may not 5 be well suited for running a communication stack. Furthermore, facilitating the computational results to processor 302 can be time-consuming. As a result, issuing communication operations from accelerator 312 may be inefficient and cause a delay in providing the computational results to remote 10 devices via NIC 330.

To solve this problem, instead of accelerator 312 maintaining a communication stack, processor 302 can generate communication operations for accelerator 312 and provide the communication operations to NIC 330. To communicate 15 with a remote device, accelerator 312 can trigger the operations at NIC 330 and can communicate without implementing a communication stack (e.g., a protocol stack). During operation, processor 302 may prepare a communication operation 324 before accelerator 312 may need to issue 20 operation 324. Processor 302 can store operation 324 in a command queue, which can be stored in memory device 304. Since operation 324 is a pre-generated operation that can be triggered, operation 324 can be a triggered operation.

Upon completion of a set of computations, accelerator 312 may store result 322 of the computations in a predetermined location. The location can be in memory device 304 or a memory device of NIC 330. NIC 330 may pre-fetch operation 324 via HI 332 and store operation 324 in a pre-fetch queue 334 of NIC 330. Accelerator 312 can then 30 trigger operation 324 by notifying NIC 330. In response, a triggered operation (TO) module 336 may obtain operation 324 from the command queue or pre-fetch queue 334. TO module 336 can also obtain result 322 from the predetermined location. Subsequently, TO module 336 can issue 35 operation 324 with result 322 as a payload or a parameter. In this way, NIC 330 can facilitate efficient communication operations for accelerator 312 without requiring accelerator 312 to implement a communication stack.

The application may not need to receive an acknowledg- 40 ment for individual computations. If NIC 330 can provide an acknowledgment indicating that a set of computations has been successfully completed, the application's requirement can be satisfied. NIC 330 can facilitate an event mechanism, which can be referred to as counting events, to facilitate such 45 a cumulative acknowledgment. NIC 330 may facilitate operation 324 based on a counting event. TO module 336 can queue and activate triggered operations in NIC 330. NIC 330 can maintain a set of hardware-based counters 342 (e.g., a set of 2048 counters). Operation 324 can include a handle 50 (e.g., a pointer or an identifier) for a counter **344** in the set of counters **342**. Operation **324** can also include a threshold value. When counter **344** reaches the threshold value, TO module 336 determines that a triggering condition has been satisfied for operation **324**. Accordingly, TO module **336** can 55 trigger operation 324.

Upon obtaining operation 324 from pre-fetch queue 334, TO module 336 may determine whether operation 324 and counter 344 belong to the same resource group. If they belong to the same resource group, TO module 336 can also 60 check whether the current value of counter 344 is greater than or equal to the threshold value. If the threshold value is greater, which is usually the case, TO module 336 can add operation 324 a list 340 of triggered operations associated with counter 344.

In some embodiments, list 340 can be sorted based on the corresponding threshold values of the operations in list 340.

8

Each time counter 344 is incremented, TO module 336 can check whether a respective operation in list 340 has reached the threshold defined for that operation. In this way, the same counter 344 can be used to represent a plurality of operations. If the value of counter 344 reaches the threshold associated with operation 324, TO module 336 can remove operation 324 from list 340 and insert operation 324 into a corresponding flow queue in triggered operation flow queues 338. NIC 330 can schedule forwarding of operation 324 from the flow queue, as described in conjunction with FIG. 2B.

In some embodiments, accelerator 312 can issue an interface-based operation (e.g., a PCIe-based transaction) that can increment counter 344. Accelerator 312 can execute the computations by running one or more threads (or processes). Each thread may issue an interface-based command at different stages of the computation. The threads can independently increment the counter without requiring synchronization of the threads because each interface-based operation can facilitate an atomic write via HI 332. Processor 302 can provide a number of triggered operations with different thresholds for the same counter 344. This can allow different stages of the computation on accelerator 312 to trigger a corresponding communication operation.

When counter 344 reaches the threshold value of operation 324, NIC 330 can write back an indicator into the portion of memory device 304 accessible by the threads running on accelerator 312. The indicator can be the threshold value. The thread triggering operation 324 may periodically poll the write back location. Upon detecting the change at the write back location, the thread may determine that operation 324 has been completed.

324 from the command queue or pre-fetch queue 334. TO module 336 can also obtain result 322 from the predetermined location. Subsequently, TO module 336 can issue operation 324 with result 322 as a payload or a parameter. In this way, NIC 330 can facilitate efficient communication operations for accelerator 312 without requiring accelerator operation accelerator 312 without requiring accelerator 312 to implement a communication stack.

The application may not need to receive an acknowledgment for individual computations. If NIC 330 can provide an accelerator and accelerator accelerator accelerator and accelerator accelerator and accelerator and accelerator and accelerator and accelerator and accelerator accelerator and accelerator accelerat

FIG. 4B shows a flow chart of a triggered operation management process in a NIC. During operation, a TO module of the NIC can obtain a triggered operation from the command queue and store in a pre-fetch queue of the NIC (operation 432). The TO module can then retrieve the triggered operation from the pre-fetch queue based on the scheduler (operation 434) and identify the counter associated with the triggered operation (e.g., based on the handle) (operation 436). The TO module can determine whether the counter value is less than the threshold (operation 438).

If the counter value is less than the threshold, the TO module can store the triggered operation in the triggered operation list (operation 440) and check the counter value at a respective increment (operation 442). The TO module can then continue to determine whether the counter value is less than the threshold (operation 438). On the other hand, if the counter value has reached the threshold, the TO module can set the trigger (operation 444).

FIG. 4C shows a flow chart of a triggered operation execution process in a NIC. During operation, a TO module of the NIC can determine that an operation has been triggered (operation 452). The TO module can then determine whether the corresponding data is stored in the local memory (operation 454). If the data is not stored in the local memory, the TO module can obtain the associated data from the memory device of the host device based on a DMA

access (operation 456). On the other hand, if the data is stored in the local memory, the TO module can obtain the associated data from the local memory device based on a DMA access (operation 458). Upon obtaining the associated data (operation 456 or 458), the TO module can store the operation and the associated data in a corresponding flow queue (operation 460).

Exemplary Computer System

FIG. 5 shows an exemplary computer system equipped with a NIC that facilitates efficient operation management for host accelerators. Computer system 550 includes a processor 552, a memory device 554, a storage device 556, and an accelerator 558. Memory device 554 can include a volatile memory device (e.g., a dual in-line memory module (DIMM)). Furthermore, computer system 550 can be coupled to a keyboard 562, a pointing device 564, and a display device 566. Storage device 556 can store an operating system 570. An application 572 can operate on operating system 570.

Computer system **550** can be equipped with a host interface coupling a NIC **520** that facilitates efficient operation management. NIC **520** can provide one or more HNIs to computer system **550**. NIC **520** can be coupled to a switch **502** via one of the HNIs. NIC **520** can include a TO logic ²⁵ block **530**, as described in conjunction with FIGS. **2B** and **3**. TO logic block **530** can include a monitoring logic block **532**, a triggering logic block **534**, and a forwarding logic block **536**.

Monitoring logic block **532** can obtain a triggered operation from a command queue in memory device **554** and store in a pre-fetch queue of NIC **520**. The triggered operation can be pre-generated by processor **552** for accelerator **558**. Monitoring logic block **520** can monitor the state (e.g., a counter for a counting event) associated with the triggered operation. Accelerator **558** can change the state of the triggered operation. Triggering logic block **534** can determine whether a condition to trigger the operation has occurred based on the state (e.g., the counter has reached a threshold). If the condition has occurred, triggering logic block **534** can trigger the operation and obtain associated data from a memory location. Subsequently, forwarding logic block **536** can perform a communication operation associated with the triggered operation.

In summary, the present disclosure describes a NIC that facilitates efficient operation management for host accelerators. The NIC can be equipped with a host interface and triggering logic block. During operation, the host interface can couple the NIC to a host device. The triggering logic 50 block can obtain, via the host interface from the host device, an operation associated with an accelerator of the host device. The triggering logic block can determine whether a triggering condition has been satisfied for the operation based on an indicator received from the accelerator. If the 55 triggering condition has been satisfied, the triggering logic block can obtain a piece of data generated from the accelerator from a memory location and execute the operation using the piece of data.

The methods and processes described above can be performed by hardware logic blocks, modules, or apparatus. The hardware logic blocks, modules, logic blocks, or apparatus can include, but are not limited to, application-specific integrated circuit (ASIC) chips, field-programmable gate arrays (FPGAs), dedicated or shared processors that execute 65 a piece of code at a particular time, and other programmable-logic devices now known or later developed. When the

10

hardware logic blocks, modules, or apparatus are activated, they perform the methods and processes included within them.

The methods and processes described herein can also be embodied as code or data, which can be stored in a storage device or computer-readable storage medium. When a processor reads and executes the stored code or data, the processor can perform these methods and processes.

The foregoing descriptions of embodiments of the present invention have been presented for purposes of illustration and description only. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present invention. The scope of the present invention is defined by the appended claims.

What is claimed is:

- 1. A network interface controller (NIC), comprising:
- a host interface coupling a host device;
- a counter circuitry; and
- a triggering logic block to:
 - obtain, via the host interface from the host device, a remote direct memory access (RDMA) operation associated with an accelerator of the host device;
 - determine whether a triggering condition has been satisfied for the RDMA operation based on an indicator received from the accelerator;
 - increment a counter value stored by the counter circuitry based on the indicator received from the accelerator;
 - determine whether the triggering condition has been satisfied by comparing the counter value with a threshold value indicated by the RDMA operation; and
 - in response to determining that the triggering condition has been satisfied:
 - obtain a piece of data generated from the accelerator from a predetermined memory location; and
 - issue the RDMA operation by including the piece of data as a payload or parameter of the RDMA operation.
- 2. The network interface controller of claim 1, wherein the predetermined memory location includes one or more of:
- a location of a memory device of the host device; and
- a location of a memory device of the network interface controller.
- 3. The network interface controller of claim 1, wherein, in response to determining that the triggering condition has not been satisfied, the triggering logic block is further to insert the RDMA operation in a data structure that stores one or more RDMA operations associated with the counter circuitry.
- 4. The network interface controller of claim 1, wherein the triggering logic block is further to: receive a plurality of indicators from the accelerator;
 - and increment the counter value stored by the counter circuitry for a respective indicator.
- 5. The network interface controller of claim 1, wherein the triggering logic block is further to obtain the piece of data based on a direct memory access (DMA) command.
- 6. The network interface controller of claim 1, wherein the triggering logic block is further to:
 - obtain the RDMA operation from a command queue in a memory device of the host device; and
 - store the RDMA operation in a pre-fetch queue of the network interface controller.

- 7. The network interface controller of claim 1, wherein the RDMA operation is generated before the accelerator generating the piece of data by performing a set of computations and storing results of the computations at the predetermined memory location.
- 8. The network interface controller of claim 1, wherein the host interface is a peripheral component interconnect express (PCIe) interface; and
 - wherein the triggering logic block is further to receive the indicator based on a PCIe command.
- 9. A method for facilitating efficient operation management in a network interface controller (NIC), the method comprising:
 - obtaining, via a host interface coupling the NIC to a host device, a remote direct memory access (RDMA) operation associated with an accelerator of the host device;
 - determining whether a triggering condition has been satisfied for the RDMA operation based on an indicator received from the accelerator;
 - incrementing a counter value in counter circuitry of the NIC based on the indicator received from the accelerator;
 - receiving a plurality of indicators from the accelerator; incrementing the counter value stored by the counter circuitry for a respective indicator; and
 - in response to determining that the triggering condition has been satisfied:
 - obtaining a piece of data generated from the accelerator from a predetermined memory location; and
 - issuing the RDMA operation by including the piece of data as a payload or parameter of the RDMA operation.

12

- 10. The method of claim 9, wherein the memory location includes one or more of:
 - a location of a memory device of the host device; and
 - a location of a memory device of the network interface controller.
- 11. The method of claim 9, further comprising determining whether the triggering condition has been satisfied by comparing the counter value with a threshold value indicated by the RDMA operation.
- 12. The method of claim 9, wherein, in response to determining that the triggering condition has not been satisfied, the method further comprises inserting the RDMA operation in a data structure that stores one or more RDMA operations associated with the counter circuitry.
- 13. The method of claim 9, further comprising obtaining the piece of data based on a direct memory access (DMA) command.
 - 14. The method of claim 9, further comprising: obtaining the RDMA operation from a command queue in a memory device of the host device; and
 - storing the RDMA operation in a pre-fetch queue of the network interface controller.
- 15. The method of claim 9, wherein the RDMA operation is generated before the accelerator generating the piece of data by performing a set of computations and storing results of the computations at the predetermined memory location.
 - 16. The method of claim 9, wherein the host interface is a peripheral component interconnect express (PCIe) interface; and
 - wherein the method further comprises receiving the indicator based on a PCIe command.

* * * *