US011709248B2

(12) **United States Patent**
Singh

(10) **Patent No.: US 11,709,248 B2**
(45) **Date of Patent: Jul. 25, 2023**

(54) **BEAMFORMING HARDWARE ACCELERATOR FOR RADAR SYSTEMS**

(71) Applicant: **TEXAS INSTRUMENTS INCORPORATED**, Dallas, TX (US)

(72) Inventor: **Jasbir Singh**, Bengaluru (IN)

(73) Assignee: **Texas Instruments Incorporated**, Dallas, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 311 days.

(21) Appl. No.: **17/094,338**

(22) Filed: **Nov. 10, 2020**

(65) **Prior Publication Data**

US 2022/0146660 A1 May 12, 2022

(51) **Int. Cl.**

G01S 13/58	(2006.01)
G01S 13/02	(2006.01)
G01S 7/35	(2006.01)
G01S 13/931	(2020.01)
H01Q 3/40	(2006.01)

(52) **U.S. Cl.**

CPC ***G01S 13/584*** (2013.01); ***G01S 7/352*** (2013.01); ***G01S 13/0209*** (2013.01); *G01S 7/356* (2021.05); *G01S 13/931* (2013.01); *H01Q 3/40* (2013.01)

(58) **Field of Classification Search**

CPC G01S 13/584; G01S 7/352; G01S 13/0209; G01S 7/356; G01S 13/931; H01Q 3/40

USPC 342/21

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,822,606	B2 *	11/2004	Ponsford	G01S 7/2921 342/159
10,367,574	B1 *	7/2019	Buer	H04B 7/204
10,959,114	B2 *	3/2021	Hadani	H04L 25/0226

(Continued)

FOREIGN PATENT DOCUMENTS

CN	110376587 A	10/2019	
EP	3651379 A1 *	5/2020	H01Q 1/06

(Continued)

OTHER PUBLICATIONS

Search Report, dated Feb. 3, 2022, Application No. PCT/US 2021/057500, 8 pages.

Primary Examiner — Nuzhat Pervin

(74) *Attorney, Agent, or Firm* — Michael T. Gabrik; Frank D. Cimino

(57) **ABSTRACT**

A non-transitory computer-readable medium stores instructions that cause processors to obtain an N×M range matrix comprising radar data indexed by velocity and antenna and an M×S steering matrix comprising expected phases indexed by antenna and hypothesis angle. For each unique X×Y range slice corresponding to a particular set of X velocities, processors store the particular range slice in a first buffer. For each unique Y×Z steering slice corresponding to a particular set of Y antenna, processors store the particular steering slice in a second buffer. The processors perform beamforming operations on the range, steering, and intermediate slices, storing the result in a third buffer as the intermediate slice. After each steering and range slice for the particular set of X velocities has been iterated through, the processors store the intermediate slice as a beamforming slice for the particular set of X velocities and the hypothesis angles.

25 Claims, 10 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

2013/0012819	A1*	1/2013	Haugen	G01S 15/8995 600/443
2013/0325820	A1*	12/2013	Grube	G06F 11/076 707/691
2015/0049578	A1*	2/2015	Hoctor	G01S 7/52046 367/7
2016/0182269	A1*	6/2016	Hadani	H04L 5/0044 375/267
2018/0106898	A1*	4/2018	Baskaran	G01S 7/4802
2020/0284896	A1*	9/2020	Henretty	G01S 7/411
2020/0326423	A1*	10/2020	Maor	G01S 7/42
2021/0135733	A1*	5/2021	Huang	G06N 3/084
2021/0152282	A1*	5/2021	Huang	H04L 1/0061
2021/0364616	A1*	11/2021	Wang	G01S 13/343

FOREIGN PATENT DOCUMENTS

EP	3289421	B1 *	6/2021	G05F 1/12
GB	2602556	A *	7/2022	H04B 7/0413
GB	2605875	A *	10/2022	H04L 25/03171
WO	2018160395	A1	9/2018	
WO	WO-2018160395	A1 *	9/2018	G01L 1/241

* cited by examiner


ADAPTIVE CRUISE CONTROL
110
STOP AND GO
STOP AND GO
OBJECT DETECTION
OBJECT DETECTION
SIDE IMPACT
SIDE IMPACT
100
112
BLIND SPOT DETECTION
BLIND SPOT DETECTION
OBJECT DETECTION

FIG. 1


200
NETWORK I/F
233
240
DISPLAY
230
SIGNAL PROCESSOR CORE
232
250
CPU CORE
CHIRP TIMING CONTROLLER MODULE
231
STORAGE
237
ADC
DAC
235
210
224
BASEBAND MODULE
LO
225
RADAR SENSOR CIRCUIT
RECEIVER
222
TRANSMITTER
220
223
221

FIG. 2


2D RANGE MATRIX
(VELOCITY BIN x ANTENNA COMBINATION)
410
RANGE SLICE (FOUR VELOCITY BINS x FOUR ANTENNA COMBINATIONS)
420
INTERMEDIATE SLICE
460
X +=
450
2D STEERING MATRIX
(ANTENNA COMBINATION x HYPOTHESIS ANGLE)
430
STEERING VECTOR SLICE
(FOUR ANTENNA COMBINATIONS x FOUR HYPOTHESIS ANGLES)
440
ALL ANTENNA COMBINATIONS FOR THE FOUR VELOCITY BINS AND THE FOUR HYPOTHESIS ANGLES?
NO
YES
470
BEAMFORMING SLICE

FIG. 4


305
SAMPLED DATA MATRIX
310
RANGE FFT
315
320
TRANSPOSE
325
330
DOPPLER FFT
335
370
340
TRANSPOSE
345
350
BEAM FORMER
355
360
LOG MAGNITUDE
395
PROCESSED DATA MATRIX

FIG. 3


RANGE SLICE
(X VELOCITY BINS x Y ANTENNA COMBINATIONS)
530
N VELOCITY BINS
515
2D RANGE MATRIX
510
520
M ANTENNA COMBINATIONS
STEERING VECTOR SLICE
(Y ANTENNA COMBINATIONS x Z HYPOTHESIS ANGLES)
550
M ANTENNA COMBINATIONS
520
2D STEERING MATRIX
540
545
S HYPOTHESIS ANGLES
BEAMFORMING SLICE
(X VELOCITY BINS x Z HYPOTHESIS ANGLES)
570
N VELOCITY BINS
515
580
BEAMFORMING MATRIX
545
S HYPOTHESIS ANGLES

FIG. 5


RANGE SLICE
(X VELOCITY BINS x Y
ANTENNA COMBINATIONS)
630
N VELOCITY
BINS
615
2D RANGE
MATRIX
610
620
M ANTENNA
COMBINATIONS

FIG. 6A


2D RANGE
MATRIX
610
X INDEX
670
S INDEX
680
M INDEX
650
660
N INDEX

FIG. 6B


700
710
705
MEMORY INTERFACE
LOAD UNIT
STORE UNIT
795
BEAMFORMING MATRIX ADDRESS GENERATOR
790
STEERING MATRIX ADDRESS GENERATOR
2D RANGE MATRIX ADDRESS GENERATOR
FREQUENCY SHIFTER
BUFFER
720
735
780
785
725
740
715
730
760
770
MAGNITUDE/ LOG-MAGNITUDE
748
750
8x
758
ACCUMULATOR
744
746
754
742
TRANSPOSE
VECTOR MULTIPLICATION

FIG. 7


800
805
RANGE DATA
810
DOPPLER FFT
815
820
DOPPLER CORRECTION
825
830
TRANSPOSE
835
840
TX DECODING
845
850
TRANSPOSE
880
885
890
855
860
BEAM FORMING
865
870
LOG MAGNITUDE
895
PROCESSED DATA

FIG. 8


900
910
TX DEMODULATION MATRIX
3
3
750
256
905
RANGE SLICE
3
885
TO FIG. 9B
RX0
TX0
TX1
TX2
915
DECODED RANGE SLICE
256
3
256
RX0
RX1
RX2
RX3
TX0
TX1
TX2
855
TRANSPOSED DECODED DOPPLER MATRIX
12
890

FIG. 9A


32
256
PROCESSED DATA MATRIX
895
12
32
STEERING MATRIX
925
750
760
FROM FIG. 9A

FIG. 9B


1050
WRITE ORDER BY BEAMFORMER
1055
1040
1030
BUFFER
1025
1020
READ ORDER BY BEAMFORMER
1010
64-POINT FFT OUTPUT (IN MEMORY)
1012
1016
1014
1018

FIG. 10

BEAMFORMING HARDWARE ACCELERATOR FOR RADAR SYSTEMS

BACKGROUND

Some radar systems use beamforming to determine the angle of arrival of objects in the field of view. A radar system implementing beamforming first performs a range fast Fourier transform (FFT) and a Doppler FFT, resulting in a three-dimensional (3D) matrix made up of a set of two-dimensional (2D) range matrices. Each 2D range matrix corresponds to a particular range of distances between a target object and the radar system, called a range bin, and includes ranges of velocities for the target object, called a velocity bin, by antenna combination. The radar system performs beamforming analysis to determine which hypothesis angle from a set of hypothesis angles, represented by steering vectors, most closely aligns with the target object's angle of arrival. To test the set of hypothesis angles, each row of each 2D range matrix in the 3D data matrix is multiplied by each steering vector, and the resulting spectra is summed. If a particular hypothesis angle corresponds to the actual angle of arrival for a target object, the resulting spectra sums constructively; if not, the resulting spectra sums destructively.

Multiplying each row of each 2D range matrix by each steering vector causes each row and each steering vector to be fetched and re-fetched multiple times over the course of the beamforming analysis. These vector multiplications are further complicated by the combination of row-wise and column-wise operations, which cause the 2D range matrix to be transposed multiple times during beamforming analysis. Thus, the total number of operations involved in beamforming analysis is quite high, causing it to be resource intensive for radar systems to perform.

To illustrate, an example radar system calculates 256 range bins, 256 velocity bins, and 16 hypothesis angles. The radar system performs 12 operations to test each hypothesis angle. In total, the radar system performs more than 12 million operations over the course of beamforming analysis to determine angles of arrival for objects in the radar system's field of view. A signal processor able to perform these operations is resource intensive in area of the semiconductor die, calculation time, memory space, and the like. Some radar systems decrease the number of hypothesis angles to reduce the number of beamforming operations, which also decreases the systems' angular resolution. Some radar systems decrease their update rates to allow additional processing time for beamforming operations, which decreases the reaction time for the systems to respond to objects in the field of view.

SUMMARY

An apparatus comprises one or more processor cores and one or more non-transitory computer-readable mediums storing machine instructions which, when executed by the one or more processor cores, cause the one or more processor cores to obtain a data matrix and iteratively, store a data slice from the data matrix in a data buffer. The data slice comprises a unique portion of the data matrix. The processor cores perform correlation operations on the data slice in the data buffer to obtain a calculated data slice for the data slice and store the calculated data slice. In some implementations, the correlation operations cause the processor cores to multiple and sum the data slice, a reference matrix, and an intermediate slice. The processor cores iteratively store a reference slice from the reference matrix in a second data buffer. Each reference slice comprises a unique portion of the reference matrix corresponding to an indexing range included in the data slice. The processors multiply the reference slice and the data slice, sum the result and the intermediate slice, and store the result as the intermediate slice.

The apparatus can further comprise a hardware accelerator (HWA) that comprises a first address generator, the data buffer, a first selector logic circuit (SLC), a multiplier and accumulator (MAC), a second SLC, a second data buffer, a third SLC, and a second address generator. The first address generator generates an address for the data slice such that it comprises the unique portion of the data matrix and provides the address to a memory interface system. The data buffer stores the data slice. The first SLC selectively outputs a transposed data slice. The MAC performs vector multiplications using the transposed data slice and sums a multiplication result and an intermediate slice from a second data buffer.

The second SLC selectively outputs one of the transposed data slice, the multiplication result, and a summation result. The second data buffer stores the output of the second SLC. The third SLC selectively outputs a calculated data slice, which comprises a transposed summation result. The second address generator generates an address for the calculated data slice, such that each calculated data slice comprises a unique portion of a calculated data matrix, and provides the address for the calculated data slice to the memory interface system.

The HWA can further comprise a third address generator, a third data buffer, and a fourth SLC. The third address generator generates an address for a reference slice in a reference matrix, such that each reference slice comprises a unique portion of the reference matrix, and provides the address for the reference slice to the memory interface system. The third data buffer stores the reference slice from the memory interface system. The fourth SLC outputs the reference slice to the MAC, which multiplies the transposed data slice by the reference slice.

In some implementations, the data matrix comprises a range matrix from a radar circuit, which corresponds to a range bin and includes data from the radar circuit indexed by velocity bin and antenna combination. Each data slice comprises a matrix indexed by velocity bin and antenna combination. The reference matrix comprises a steering matrix of steering vectors indexed by antenna combination and hypothesis angle. Each calculated data slice is stored using a steering vector index and a velocity bin index, such that a particular calculated data slice is stored at a memory location corresponding to a steering vector index of the corresponding particular steering vector and a velocity bin index of a corresponding particular range slice.

BRIEF DESCRIPTION OF THE DRAWINGS

For a detailed description of various examples, reference will now be made to the accompanying drawings in which:

FIG. **1** illustrates an automobile equipped with multiple radar systems for distance and angle of arrival determination.

FIG. **2** is a block diagram of an example radar system.

FIG. **3** illustrates, in flow chart form, an example method for processing signals received from a radar system.

FIG. **4** illustrates an example beamforming processing flow for data received from a radar system.

FIG. **5** illustrates an example data addressing flow for data input to and output from a beamforming engine.

FIGS. **6**A-B illustrate count values and indexing values for a range matrix input to a beamforming process.

FIG. **7** is a block diagram of an example beamforming hardware accelerator.

FIG. **8** illustrates, in flow chart form, example methods for processing signals received from a time division multiplexing (TDM) multiple-input, multiple-output (MIMO) radar system.

FIGS. **9**A-B illustrate an example beamforming processing flow including transmitter decoding for data received from a TDM-MIMO radar system.

FIG. **10** illustrates an example data addressing flow for data input to and output from a beamforming engine.

DETAILED DESCRIPTION

The beamforming HWAs described herein perform beamforming analysis for a radar system without decreasing the angular resolution or the update rate of the radar system. The described beamforming HWAs divide the data indexed by range, velocity, and antenna combination into a set of 2D range matrices, each of which corresponds to a particular range bin and includes velocity data indexed by antenna combination. Each 2D range matrix is further divided into range slices, unique partial matrices corresponding to particular velocity bins and antenna combinations that together make up the 2D range matrix. The beamforming HWAs store a range slice in a data buffer and perform beamforming operations on the range slice in the data buffer. The resulting slice of beamforming data is stored as part of a larger beamforming matrix corresponding to the 2D range matrix. The beamforming HWAs then begin the process again with a new range slice from the 2D range matrix, until each range slice is analyzed and a complete beamforming matrix for the 2D range matrix is generated. By storing partial slices of the data and performing beamforming operations on each partial slice sequentially, the beamforming HWAs decrease the number of times data is fetched and re-fetched from memory.

An address generator generates an address for the range slice and provides it to a memory interface, which loads the range slice at the specified address into the data buffer. The address generator ensures each successive range slice is unique and the entire 2D range matrix is analyzed. A selector logic circuit coupled to the data buffer transposes the range slice data to perform row-wise and column-wise operations, decreasing the number of operations dedicated to data transposition. Similarly, a second address generator generates an address for the beamforming slice and provides it to the memory interface, which stores the beamforming slice at the specified address. The second address generator ensures each successive beamforming slice is stored at an appropriate location in the memory, without overwriting previously calculated beamforming slices and indexing the beamforming slices based on the velocity bins of the corresponding range slices.

The beamforming operations performed on the range slice can include multiplying the range slice by a steering matrix of steering vectors corresponding to hypothesis angles and summing the result with an intermediate slice corresponding to the same velocity bins. The beamforming HWAs can divide the steering matrix into steering slices, unique partial matrices corresponding to particular antenna combinations and hypothesis angles that together make up the steering matrix. The beamforming HWAs store a steering slice in a second data buffer and output the steering slice and the range slice to a multiplier and accumulator unit (MAC). A third address generator generates an address for the steering slice and provides it to the memory interface, which loads the steering slice at the specified address into the second data buffer. The third address generator ensures each successive steering slice is unique and the entire steering matrix is used. A selector logic circuit coupled to the second data buffer transposes the steering slice to perform row-wise and column-wise operations.

The MAC receives the range and steering slices and multiplies the two slices together, summing the result with intermediate data corresponding to other antenna combinations for the same particular velocity bins and hypothesis angles and generating beamforming data. The beamforming HWAs can perform a magnitude or a log magnitude operation on the beamforming data and store it in a third data buffer. A selector logic circuit and the second address generator can transpose the finalized beamforming slice and store it as part of the beamforming matrix.

FIG. **1** is an illustration of an automobile **100** equipped with multiple radar systems **110**, **112** for distance and angle of arrival determination. High resolution 77 GigaHerz (GHz) automotive radar systems have been developed to improve driving comfort and safety by measuring the distance from the vehicle to surrounding objects. These distances may be used to instruct a central controller to react appropriately in various driving scenarios, such as parking assistance or collision avoidance. Some vehicles may have a single radar system **110** that may be used for tasks such as adaptive cruise control, object warning, automatic braking, etc., for example. Some vehicles may have several radar systems, e.g., one in front **110** and one in back **112**.

Some vehicles may have several systems in front, several systems in back, and systems on the left and right side. For example, a vehicle may have three systems in front in which one faces straight ahead and the other two are angled to the left and right, three in back in which one faces straight back and two are angled to the left and right, and one on the left side and one on the right side, as shown in FIG. **1**. Some radar systems, called MIMO radar systems, use multiple transmitter antennas and multiple receiver antennas to improve the resolution of the radar system in determining the angle of arrival. Some MIMO radar systems use TDM to distinguish between chirp signals from different transmitter antennas.

In order to determine the distance and angle of arrival from the radar system to a target object, e.g., for parking assistance, a signal received from the radar system front end is usually processed via a flow of signal processing steps, including Doppler correction and beamforming. Doppler correction compensates for phase differences due to the movement of a target object between transmission of a first chirp signal and a second chirp signal. If left uncorrected, Doppler shift from the target object's radial velocity can introduce error in the distance and angle of arrival determinations. Receiver beamforming estimates the angle of arrival by comparing phases of the received signals to the expected signal phases for an object arriving from a hypothesis angle. The beamforming operations can test a set of unique hypothesis angles, the number of which is chosen based on the desired angle of arrival resolution and other capabilities of the radar system.

FIG. **2** is a block diagram of an example radar system **200**. Radar system **200** may be used in a vehicle, such as automobile **100** of FIG. **1**. In this example, radar system **200** includes a radar sensor circuit **210**, a central processor unit

(CPU) core **230**, a display **240**, and storage **250**. Radar sensor circuit **210** includes a transmitter **220** that drives an antenna array **221** of one or more transmitter (TX) antennas. A receiver **222** receives signals from an antenna array **223** of one or more receiver (RX) antennas. A baseband module **224** amplifies and filters the received signals that are reflected from objects in the path of the transmitted chirp signals. In this example radar system, transmitter **220** operates in the 77 GHz region and produces a frequency modulated continuous wave (FMCW) signal. The continuous wave signal is frequency modulated to form a series of chirps using a local oscillator (LO) **225**. In example radar system **200**, the TX antenna array **221** and RX antenna array **223** are stationary. In other examples, the antenna arrays may be configured to transmit and receive across a range of area, such as by mechanical movement.

FMCW radar, also referred to as continuous-wave frequency-modulated (CWFM) radar, is capable of determining distance, velocity, and angle of arrival. In a FMCW system, the transmitted chirp signal of a known stable frequency continuous wave varies up and down in frequency over a fixed period of time by a modulating signal. Received reflections are then mixed with the transmitted chirp signal to produce a received beat signal, which will give the distance, velocity, and angle of arrival for the target object after signal processing. Frequency differences between the received reflections and the transmitted chirp signal increase with delay and are therefore proportional to distance.

The phase differences between the received reflections across consecutive chirps allow the velocity of target objects to be computed. The phase differences between the received reflections at a first receiver antenna and the received reflections at a second receiver antenna allow the angle of arrival of target objects to be computed. Thus with an FMCW radar system, the distance between the target object and the radar system, relative velocity of the target object, relative angle of the target object and the like can be calculated.

During normal operation, linear frequency chirps are transmitted, and reflected signals are received. The receiver and transmitter are arranged as a homodyne system so that the received reflections are down-converted directly into the baseband in receiver **222** using a copy of the transmitted signal from LO **225**. The baseband signals are then filtered and amplified by filters and variable gain amplifiers by baseband module **224**. After converting the baseband signals into the digital domain, time domain to frequency domain transforms such as fast Fourier transforms (FFTs) may be applied and other signal processing performed in order to determine the distance, velocity, and angle of arrival between the target object and the radar system **200**.

CPU core **230** comprises one or more CPU cores, digital signal processors, application specific integrated circuits, and the like. The term "CPU core" (singular) is used herein to refer to either a single or multiple CPU cores, and to broadly describe central processing units, digital signal processors, application specific integrated circuits, and the like. CPU core **230** includes a chirp timing controller module **231** that receives a stream of data from receiver antenna array **223** via an analog to digital converter (ADC) **237** and performs chirp generation and control of the transmitter via a digital to analog converter (DAC) **235**. A varying voltage tuning control signal from DAC **235** is used to control LO **225**. CPU core **230** also includes a signal processor core **232** that may perform signal processing for determining a velocity, an angle of arrival, distance between the target object and radar system **100**, and the like.

Signal processor core **232** can provide the determined values to display **240** and/or communicate with other systems via a network interface **233**. Network **233** may include various combinations of local area networks (LANs), wide area networks (WANs), the internet and/or other known or later developed wired or wireless communication mechanisms, for example. Storage **250** may be used to store instructions and data received from antenna **223** or signal processor core **232**. Storage **250** may be any appropriate storage medium, such as a static random access memory (SRAM).

FIG. **3** illustrates, in flow chart form, an example process **300** for beamforming analysis. The process shown in FIG. **3** is performed by a processing unit executing instructions stored in a non-transitory computer-readable medium, such as signal processor core **232** executing instructions stored in storage **250** from radar system **200** shown in FIG. **2**. In some examples, steps **340**, **350**, and **360** are performed by a beamforming engine or a beamforming HWA and indicated as beamformer operations **370**. First, at step **310**, the processing unit performs a range FFT on sampled data matrix **305**, for example data from radar sensor circuit **210** sampled by ADC **237**. Sampled data matrix **305** is a three dimensional (3D) matrix including sampled data values from received beat signals indexed by antenna combination over time, (antenna combination×sample×time).

After the processing unit performs the range FFT, the resulting 3D range matrix **315** includes sampled data values sorted into range bins representing ranges of distances between a target object and the radar sensor circuit indexed by antenna combination over time, (antenna combination× range bin×time). At step **320**, range matrix **315** is transposed, such that the resulting transposed 3D range matrix **325** is indexed by antenna combination and range bin, (antenna combination×time×range bin). At step **330**, the processing unit performs a Doppler FFT on the transposed 3D range matrix **325**. The resulting 3D Doppler matrix **335** includes data values sorted into velocity bins representing ranges of velocities for a target object indexed by antenna combination and range bin, (antenna combination×velocity bin×range bin).

At step **340**, the Doppler matrix **335** is transposed, such that the transposed resulting 3D Doppler matrix **345** includes data values sorted by antenna combination indexed by velocity bin and range bin, (velocity bin×antenna combination×range bin). Thus, each 2D range matrix included in transposed 3D Doppler matrix **345** corresponds to a particular range bin and includes data values sorted by antenna combination and velocity bin for that particular range bin, (velocity bin×antenna combination). At step **350**, the processing unit performs beamforming operations on the transposed Doppler matrix **345** to estimate the angle of arrival. At step **360**, the processing unit performs a log magnitude operation to obtain 3D processed data matrix **395**, which includes signal peaks in the range bin, velocity bin, and angle of arrival bin corresponding to a target object's distance, speed, and angle of arrival.

Beamforming operations at step **350** can include comparing phases of the received signals stored in the transposed Doppler matrix **345** to the expected signal phases for an object arriving from each of a set of hypothesis angles. For example as described previously herein with respect to the background, the processing unit multiplies each row, that is, velocity bin, of each 2D range matrix included in transposed 3D Doppler matrix **345** by each steering vector in a set of steering vectors, each steering vector representing a unique hypothesis angle from the set of hypotheses angles, and

sums the resulting spectra. Thus, the total number of operations for process **300** can be quite large, due to the fetches and re-fetches of each steering vector in the set of steering vectors and each row in each 2D range matrix in the transposed 3D Doppler matrix **345**, the data transpositions, the vector multiplications, etc. A signal processor core capable of performing this many operations is resource intensive, both in surface area of the semiconductor die and calculation time, as well as in supplemental components such as memory.

FIG. **4** illustrates an example beamforming operation flow **400** for data received from a radar system, such as radar system **200** shown in FIG. **2**. To reduce the number of times each row in each 2D range matrix **410** is fetched and re-fetched, 2D range matrix **410** is divided into range slices **420**. A range slice **420** represents a unique portion of range matrix **410** corresponding to particular velocity bins and antenna combinations. Similarly, to reduce the number of times each steering vector in the 2D steering matrix **430** is fetched and re-fetched, the 2D steering matrix **430** is divided into steering slices **440**. A steering slice **440** represents a unique portion of steering matrix **430** corresponding to particular antenna combinations and hypothesis angles. In this example, range slice **420** includes the data values for the first four antenna combinations in the first four velocity bins. Steering vector slice **440** includes the expected signal phase at the first four antenna combinations for the first four hypothesis angles. The range slice **420** and the steering vector slice **440** are stored in respective local data buffers before being provided to a multiplier and accumulator unit (MAC) **450**. Respective selector logic circuits (SLCs) associated with the respective local data buffers can transpose each of range slice **420** and steering vector slice **440** as the range slice **420** and steering vector slice **440** are provided to MAC **450**, corresponding to transpose operation **340** shown in FIG. **3** for example.

MAC **450** generates an intermediate slice **460** corresponding to the particular range slice **420** and particular steering vector slice **440**. Intermediate slice **460** includes the multiplied and accumulated values for the first four antenna combinations in the first four velocity bins and the first four hypothesis angles, and can be stored in a third local data buffer. Because intermediate slice **460** does not include all antenna combinations, the range slice **420** is updated to include the data values for the next four antenna combinations in the first four velocity bins, and the steering vector slice **440** is updated to include the expected signal phase at the next four antenna combinations for the first four hypothesis angles. MAC **450** multiplies the updated range slice **420** and updated steering vector slice **440** together and accumulates the result with the previously calculated intermediate slice **460** for the first four antenna combinations from the third local data buffer. This process continues until the MAC operation on the last slice of the first four velocity bins and the first four hypothesis angles used in this iteration is accumulated onto the intermediate slice in the third local data buffer.

The updated intermediate slice **460** includes beamforming data values for all eight antenna combinations in the first four velocity bins and the first four hypothesis angles. Now that the updated intermediate slice **460** includes all antenna combinations, the updated intermediate slice **460** is a beamforming slice **470** corresponding to the first four velocity bins and the first four hypothesis angles. Other operations can then be performed on beamforming slice **470**, such as the log magnitude operation **360** shown in FIG. **3**. Beamforming slice **470** can then be stored as-is or transposed before storage by a selector logic circuit. Respective address generators for range slices **420**, steering vector slices **440**, and beamforming slice **470** ensure that the appropriate range slice and steering vector slice are used to calculate a particular beamforming slice and that each beamforming slice is stored in an appropriate location in memory. The beamforming operation flow **400** can be repeated until every hypothesis angle is tested in every velocity bin of the 2D range matrix **410**.

FIG. **5** illustrates an example data addressing flow for data input to and output from a beamforming engine. 2D range matrix **510** is included in a 3D Doppler matrix, not shown, and corresponds to a particular range bin. Each row of 2D range matrix **510** corresponds to a particular velocity bin, and each column corresponds to a particular antenna combination, (velocity bin×antenna combination). 2D range matrix **510** includes N velocity bins **515** and M antenna combinations **520**, resulting in an (N×M) 2D range matrix **510**. A range slice **530** includes a number of velocity bins X and a number of antenna combinations Y, resulting in an (X×Y) range slice **530**. In this example, range slice **530** is a (4×4) matrix.

2D steering matrix **550** includes the set of steering vectors for the hypothesis angles of the beamforming engine. Each row of 2D steering matrix **550** corresponds to an expected signal phase at a particular antenna combination, and each column corresponds to a particular steering vector and its associated hypothesis angle, (antenna combination×steering vector). 2D steering matrix includes M antenna combinations **520** and S steering vectors **545**, resulting in an (M×S) matrix. A steering vector slice **550** includes a number of antenna combinations Y and a number of hypothesis angles Z, resulting in an (Y×Z) matrix.

As discussed previously herein with reference to FIG. **4** and example beamforming operation flow **400**, the appropriate range slices **530** and steering vector slices **550** are multiplied and accumulated to obtain a beamforming slice **570** corresponding to the particular X velocity bins and Z hypothesis angles represented in the range slices and steering vector slices. The process is repeated until a beamforming matrix **580** includes beamforming slices **570** for each velocity bin and each hypothesis angle. Beamforming matrix **580** includes N velocity bins **515** and S steering vectors **555**, resulting in an (N×S) matrix.

FIGS. **6**A-B illustrate count values and indexing values for a range matrix input to a beamforming process. FIG. **6**A illustrates count values for 2D range matrix **610**, which includes N velocity bins **615** and M antenna combinations **620**, resulting in an (N×M) matrix. Each range slice **630** from 2D range matrix **610** includes a number of velocity bins X and a number of antenna combinations Y, resulting in an (X×Y) matrix. To ensure that each range slice **630** is unique and does not overlap with other range slices, an example indexing scheme is shown in FIG. **6**B.

In FIG. **6**B, an N index **660** ensures that each range slice is taken from an appropriate set of rows, that is, velocity bins, of 2D range matrix **610**. Similarly, an M index **650** ensures that each range slice is taken from an appropriate set of columns, that is, antenna combinations, of 2D range matrix **610**. For example, a first range slice **630**A includes velocity bins 0-3 and antenna combinations 0-3 for each velocity bin. A second range slice **630**B includes velocity bins 0-3 as well, but antenna combinations 4-7. An X index **670** is based on the number of antenna combinations Y in the range slice **630** and the total number of antenna combinations M **620** in 2D range matrix **610**, to ensure that the N index **660** does not increment until all M antenna combina-

tions for the particular X velocity bins are represented in a beamforming slice. An S index **680** is based on the number of steering vectors and corresponding hypothesis angles in an associated steering matrix, and resets N index **660**, M index **650**, and X index **670** every time it increments, such that each velocity bin and antenna combination in 2D range matrix **610** is multiplied and accumulated with each steering vector.

FIG. **7** is a block diagram of an example beamforming HWA **700**. Beamforming HWA **700** includes a memory interface **705** and a load unit **710** and a store unit **790** which load from and store to a memory via memory interface **705**. Beamforming HWA **700** also includes an address generator **715**, a buffer **720**, and an SLC **725** for loading a range slice such as range slice **530** shown in FIG. **5** from a 2D range matrix in the memory. Address generator **715** generates a look-up address for a particular range slice, for example based on the indexing scheme shown in FIG. **6**B, and provides it to load unit **710**, which obtains the range slice from memory via memory interface **705** and loads it into buffer **720**. A selection signal provided to SLC **725** indicates a particular row and column of buffer **720**, and SLC **725** outputs the data value stored at that particular row and column, enabling the range slice to be transposed before it is used in other operations. Address generator **715** generates a second look-up address for another, different range slice, ensuring each range slice is unique and does not overlap with other range slices.

Similarly, beamforming HWA **700** also includes an address generator **730**, a buffer **735**, and an SLC **740** for loading a steering vector slice such as steering vector slice **550** shown in FIG. **5** from a 2D steering matrix in the memory. Address generator **730** generates a look-up address for a particular steering vector slice, for example using an indexing scheme similar to the one shown in FIG. **6**B, and provides it to load unit **710**, which obtains the steering vector slice from memory via memory interface **705** and loads it into buffer **735**. A selection signal provided to SLC **740** indicates a particular row and column, and SLC **740** outputs the data value stored at that particular row and column, enabling the steering vector slice to be transposed before it is used in other operations. As needed, address generator **730** generates a second look-up address for another, different steering vector slice, ensuring each steering vector slice is unique and does not overlap with other steering vector slices.

A MAC **750** includes a multiplier **754** and an accumulator **758**. Multiplier **754** in MAC **750** multiplies the outputs of SLCs **725** and **740** together and provides the result **744** to accumulator **758** and an SLC **760**. Accumulator **758** sums the output of multiplier **754** and data **746** in buffer **780** and provides the sum **748** to SLC **760**, which also receives the output **742** of SLC **725**. A selection signal provided to SLC **760** indicates an operation to be performed, and SLC **760** outputs one of the multiplication result **744**, summation result **748**, and output **742** based on the selection signal. In one example, the selection signal indicates a transpose operation, causing SLC **760** to output the output **742** from SLC **725** and enabling transposition of the partial range slice stored in buffer **720**. In another example, the selection signal indicates a vector multiplication operation, causing SLC **760** to output the multiplication result **744**. In a further example, the selection signal indicates an accumulation operation, causing SLC **760** to output the summation result **748**.

A magnitude circuit **770** receives the output of SLC **760**, and either provides the output unchanged to buffer **780** or performs a magnitude or log magnitude operation on the output, based on the operation to be performed. For example, the magnitude circuit **770** provides the output unchanged to buffer **780** for a transpose operation, but performs a magnitude or log magnitude operation on the output for an accumulation operation. Buffer **780** stores the output of magnitude circuit **770**, the intermediate slice such as intermediate slice **460** shown in FIG. **4**, for reuse by accumulator **758**, for example in subsequent operations to multiply and accumulate other antenna combinations for the particular velocity bins and hypothesis angles represented by the particular range slice and steering vector slice. In response to the intermediate slice including beamforming data for all antenna combinations in the particular velocity bins and hypothesis angles, buffer **780** stores the beamforming slice corresponding to the particular velocity bins and hypothesis angles, which can then be stored more permanently in the memory.

A selection signal provided to an SLC **785** indicates a particular row and column, and SLC **785** outputs the beamforming data value stored at that particular row and column in buffer **780**, enabling the beamforming slice to be transposed before it is stored in the memory. Address generator **790** generates a storage address for the beamforming slice and provides it to store unit **795**, which receives the beamforming slice from selector logic circuit **785** and stores it in the memory via memory interface **705**. As needed, address generator **790** generates a second storage address for another, different beamforming slice, ensuring each beamforming slice is stored in a unique memory location and does not overwrite other beamforming slices. In this example, SLCs **725**, **740**, **760**, and **785** are multiplexers, but any appropriate SLC can be used.

FIG. **8** illustrates, in flow chart form, an example method **800** for processing signals received from a TDM-MIMO radar system. RX antennas in a TDM-MIMO radar system receive reflected signals, but do not distinguish between reflections of different TX antenna's chirp signals. The received reflections can be sorted into the different TX antenna's chirp signals through TX antenna decoding, and the signals separated by antenna combination improve the angle of arrival resolution of the TDM-MIMO radar system compared to other radar systems. In addition, the TMD-MIMO radar system performs Doppler correction on the received beat signals, to correct for phase differences between different received signals due to the time difference between a first transmitted chirp signal and a second transmitted chirp signal.

The process shown in FIG. **8** is performed by a processing unit executing instructions stored in a non-transitory computer-readable medium, such as signal processor core **232** executing instructions stored in storage **250** from radar system **200** shown in FIG. **2**. In some examples, steps **830**, **840**, **850**, **860**, and **870** are performed by a beamforming engine or a beamforming HWA, such as beamforming HWA **700** shown in FIG. **7**, and indicated as beamformer operations **880**. In some implementations, the beamforming HWA performing beamforming operations **880** performs steps **830**, **840**, and **850** in a single step **885** and steps **860** and **870** as a single step **890**, as discussed further herein with reference for FIG. **9**.

First, at step **810**, the processing unit performs a Doppler FFT on range data **805**, resulting in a Doppler matrix **815** which includes data values sorted into velocity bins indexed by RX antenna and range bin, (RX antenna×velocity bin× range bin). At step **820**, the processing unit performs Doppler correction, to compensate for phase differences in received signals due to movement of a target object between

transmission of a first chirp signal and transmission of a second chirp signal. The resulting corrected Doppler matrix **825** is transposed at step **830** to obtain transposed, corrected Doppler matrix **835**. The transposed, corrected Doppler matrix **835** includes data values sorted by RX antenna indexed by velocity bin and range bin, (velocity bin×RX antenna×range bin).

The processing unit performs TX antenna decoding on transposed, corrected Doppler matrix **835** at step **840**, which separates the received beat signals for each RX antenna into their component TX chirp signals using a set of demodulation vectors. For example, a TDM-MIMO radar system includes two RX antenna, RX**0** and RX**1**, and three TX antenna, TX**0**, TX**1**, and TX**2**. Transposed, corrected Doppler matrix **835** includes the sampled data values sorted by RX**0** and RX**1**, but does not distinguish between TX**0**, TX**1**, and TX**2**. After TX antenna decoding, the decoded Doppler matrix **845** includes the sampled data values sorted by RX and TX antenna combination, such as by RX**0** and TX**0**, RX**0** and TX**1**, RX**0** and TX**2**, etc.

The decoded Doppler matrix **845** is transposed at step **850**, resulting in a transposed, decoded Doppler matrix **855** which includes the sampled data values sorted by TX antenna. For example, transposed, decoded Doppler matrix **855** is ordered such that the received beat signals for TX**0** are stored first, TX**0** and RX**0**, and TX**0** and RX**1**. The received beat signals for TX**1** are stored next, TX**1** and RX**0**, and TX**1** and RX**1**. At step **860**, the processing unit performs beamforming operations on the transposed, decoded Doppler matrix **855** to estimate the angle of arrival. As discussed herein with reference to FIG. **3**, the beamforming operations can include multiplying each row of each range matrix included in transposed, decoded Doppler matrix **855** by a set of steering vectors and summing the resulting spectra, resulting in beamforming data matrix **865**. At step **870**, the processing unit performs a log magnitude operation to obtain processed data matrix **895**, which includes signal peaks in the range bin, velocity bin, and angle of arrival bin corresponding to a target object's distance, speed, and angle of arrival.

FIG. **9** illustrates an example beamforming processing flow for steps **885** and **890** for data received from a TDM-MIMO radar system. For ease of explanation, FIG. **9** is described with reference to example method **800** in FIG. **8** and beamforming HWA **700** in FIG. **7**. To illustrate step **885**, address generator **715**, buffer **720**, and SLC **725** can load a range slice **905** from corrected Doppler matrix **825** in memory. In this example, range slice **905** includes received beat signals corresponding to a particular RX antenna RX**0**. Address generator **715** generates a look-up address for the received beat signals corresponding to the particular range slice, buffer **720** stores them, and SLC **725** enables them to be transposed, accomplishing the transpose step **830**.

Similarly, address generator **730**, buffer **735**, and SLC **740** can load a TX demodulation matrix **910** from the memory. Multiplier **754** in MAC **750** multiplies the outputs of SLCs **725** and **740** together to accomplish TX decoding step **840** and obtain a decoded range slice **915**, which is stored unchanged in buffer **780**. Address generator **790** generates a storage address for decoded range slice **915** in the memory, and SLC **785** enables decoded range slice **915** to be transposed at step **880** before it is stored in the memory as part of transposed, decoded Doppler matrix **855**.

Step **890** is discussed in more detail previously herein with reference to the operation of beamforming HWA **700**. To briefly illustrate step **890**, address generator **715**, buffer **720**, and SLC **725** can load a range slice from transposed, decoded Doppler matrix **855** in memory. Address generator **715** generates a look-up address for the particular range slice, buffer **720** stores it, and SLC **725** outputs it to multiplier **754** in MAC **750**. Similarly, address generator **730**, buffer **735**, and SLC **740** can load a steering slice from a 2D steering matrix in the memory.

In MAC **750**, multiplier **754** multiplies the outputs of SLCs **725** and **740** together and provides the result to accumulator **758**, which sums the result with an intermediate slice stored in buffer **780**, for example, and completes beamforming step **860** to obtain the intermediate slice or, in response to the intermediate slice representing all antenna combinations for the particular velocity bins and hypothesis angles, beamforming data matrix **865**. SLC **760** receives beamforming data matrix **865** from accumulator **758** and provides it to magnitude circuit **770**, which performs a magnitude or log magnitude operation on beamforming data matrix **865** and completes log magnitude step **870**. The resulting processed data matrix **895** is stored in buffer **780**. Address generator **790** generates a storage address for processed data matrix **895** in the memory, and SLC **785** enables processed data matrix **895** to be transposed before it is stored in the memory.

FIG. **10** illustrates an example data addressing flow for data input to and output from a beamforming engine. Table **1010** illustrates the data point storage order for a 2D range matrix included in a 3D transposed Doppler matrix, such as 3D transposed Doppler matrix **345** in FIG. **3** and including data values sorted by antenna combination indexed by velocity bin and range bin, (velocity bin×antenna combination×range bin). The Doppler FFT output does not store the data values sequentially. As discussed in reference to FIG. **6**B, a sample vector index such as X index **670** indicates which vectors to include in a particular range slice. Instead of beginning at zero and incrementing by one as shown in FIG. **6**B, X index **670** can be modified based on the data point storage order shown in table **1010** to begin at and increment by a different number and cause the beamformer to read the data in the order shown in table **1020**. The beamformer performs beamforming operations and stores the resulting beamforming slice in local data buffer **1030**. Selector logic circuit **1040** allows the beamforming slice in buffer **1030** to be transposed before it is stored in memory in the order shown in table **1050**.

In this example, each range slice is a (4×4) matrix. A first range slice **1025** the beamformer reads from memory includes vectors **1012**, **1014**, **1016**, and **1018**. The X index in this example is equal to the bit reverse variable divided by four, the number of vectors included in each range slice. This causes range slice **1025** to group the data indexes into columns. The resulting beamforming slice in buffer **1030** is indexed in the read order for range slice **1025**, but selector logic circuit **1040** can transpose the beamforming slice as it is stored, such that instead of grouping the data indexes into columns, the stored beamforming slice groups the data indexes into rows.

In this description, the term "couple" or "couples" means either an indirect or direct wired or wireless connection. Thus, if a first device couples to a second device, that connection may be through a direct connection or through an indirect connection via other devices and connections. The recitation "based on" means "based at least in part on." Therefore, if X is based on Y, X may be a function of Y and any number of other factors. The embodiments are described herein with reference to FTs and FFTs, but may be generalized to other types of time domain to frequency domain transforms such as sine and cosine transforms, and the like.

Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

What is claimed is:

1. A non-transitory computer-readable medium storing instructions to:

obtain a N×M range matrix comprising data from a radar circuit having multiple antennas, the range matrix indexed by N velocity bins and M antenna combinations and extracting from the N×M range matrix a plurality of unique X×Y range slices, in which X is a lesser multiple of N and Y is a lesser multiple of M;

obtain a M×S steering matrix comprising expected phases, the steering matrix indexed by the M antenna combinations and S hypothesis angles and extracting from the M×S steering matrix a plurality of YxZ steering vector slices, in which Z is lesser multiple of S;

until the data for all range slices corresponding to a particular set of X velocity bins are incorporated in an intermediate slice, iteratively:

store a particular range slice corresponding to the particular set of X velocity bins and a particular set of Y antenna combinations of the M antenna combinations; and

until the expected phases for all steering vector slices corresponding to particular set of S hypothesis angles are incorporated in the intermediate slice, iteratively:

store a particular steering vector slice corresponding to the particular set of Z hypothesis angles and a particular set of the Y antenna combinations of the M antenna combinations; and

perform a combining operation on a first X×Y range slice and a first Y×Z steering vector slice to form a first version of the intermediate slice, and iteratively performing the combining operation on a subsequent respective X×Y range slice and a corresponding subsequent respective Y×Z steering slice to generate a combined result and updating the intermediate slice until data of X×Yrange slices and all Y×Z steering vector slices are incorporated into the intermediate slice;

store, as a beamforming slice, the intermediate slice incorporating data for M antenna combinations for the particular set of X velocity bins and the particular set of Z hypothesis angles;

performing beamforming operations on the beamforming slice to obtain a result; and

store the result.

2. The computer-readable medium of claim **1**, wherein the instructions to perform combining operations include instructions to multiply the particular range slice and the particular steering vector slice.

3. The computer-readable medium of claim **2**, wherein the instructions to update the intermediate slice include instructions to:

add the multiplication result of the particular range slice and the particular steering vector slice to the intermediate slice to obtain an updated intermediate slice.

4. The computer-readable medium of claim **3**, further comprising instructions to generate a plurality of beamforming slices corresponding to all N velocity bins and all S hypothesis angles to generate a N×S beamforming matrix comprising the plurality of beamforming slices.

5. The computer-readable medium of claim **1**, further comprising instructions to store each of the plurality of X×Y range slices in a first data buffer including instructions to:

generate an address for the particular X×Y range slice based on a N index and a M index, wherein the N index represents the particular set of X velocity bins to be included in the particular range slice, wherein the M index represents the particular set of Y antenna combinations to be included in the particular range slice;

increment the M index by Y in response to the result being stored in a second data buffer as the intermediate slice for all steering vector slices corresponding to the particular set of Y antenna combinations included in the particular range slice; and

increment the N index by X in response to the intermediate slice being stored as the beamforming slice.

6. The computer-readable medium of claim **5**, further comprising instructions to store each of the plurality of Y×Z steering vector slices in a third data buffer including instructions to:

generate an address for the particular Y×Z steering vector slice based on the M index and a S index, wherein the S index represents the particular set of Z hypothesis angles to be included in the particular steering vector slice; and

increment the S index by Z in response to the result being stored in the second data buffer as the intermediate slice.

7. The computer-readable medium of claim **6**, further comprising instructions to store the beamforming slice in the second buffer including instructions to generate an address for the beamforming slice based on the N index.

8. An apparatus, comprising:

a sensor circuit configured to receive reflected signals;

one or more processor cores coupled to the sensor circuit; and

one or more non-transitory computer-readable mediums storing machine instructions which, when executed by the one or more processor cores, cause the one or more processor cores to iteratively:

extract a data slice from a first data matrix composed of a plurality of data slices;

extract a data slice from a second data matrix composed of a plurality of data slices;

perform a multiplication operation on corresponding data slices of the first and second data matrices to generate a multiplication result, wherein the multiplication operation performed on a first data slice of the first data matrix and a first data slice of the second data matrix generates a first version of an intermediate slice; and

perform an accumulation operation on each of second and subsequent multiplication results to update a current version of the intermediate slice until all of the plurality of data slices of the first and second matrices have been processed to generate a final intermediate slice;

wherein the machine instructions further comprise instructions to store the final intermediate slice.

9. The apparatus of claim **8**, further comprising a first data buffer in which each data slice extracted from the first data matrix is stored, a second data buffer in which each data slice extracted from the second data matrix is stored, and a third buffer in which each intermediate slice is stored.

10. The apparatus of claim **9**, further comprising a hardware accelerator (HWA), wherein the HWA comprises:

a first address generator configured to:

generate an unique address for each of the plurality of data slices of the first data matrix; and

provide the unique addresses for the respective plurality of data slices of the first data matrix to a memory interface system for extraction from the first data matrix;

a first data buffer configured to store each of the plurality of data slices extracted from the first data matrix;

a first selector logic circuit (SLC) coupled to the first data buffer;

a second address generator configured to:

generate an unique address for each of the plurality of data slices of the second data matrix; and

provide the unique addresses for the respective plurality of data slices of the second data matrix to the memory interface system for extraction from the second data matrix;

a second data buffer configured to store each of the plurality of data slices extracted from the second data matrix; and

a second SLC coupled to the second data buffer.

11. The apparatus of claim **10**, wherein the HWA further comprises a multiplier and accumulator (MAC) coupled to the first and second SLCs.

12. The apparatus of claim **10**, wherein the first SLC is further configured to perform a transpose operation on each data slice extracted from the first data matrix.

13. The apparatus of claim **12**, wherein the first data matrix comprises a range matrix from a radar circuit, wherein the range matrix corresponds to a range bin and comprises data from the radar circuit indexed by velocity bin and antenna combination, wherein each data slice extracted from the first data matrix comprises a matrix indexed by velocity bin and antenna combination, wherein the second data matrix comprises a steering matrix, and wherein the steering matrix comprises a number of steering vectors indexed by antenna combination and hypothesis angle.

14. The apparatus of claim **13**, wherein each calculated data slice is stored using a steering vector index and a velocity bin index, such that a particular calculated data slice is stored at a memory location corresponding to a steering vector index of a corresponding particular steering vector and a velocity bin index of a corresponding particular range slice.

15. The apparatus of claim **13**, further comprising the radar circuit, wherein the machine instructions to obtain the data matrix cause the one or more processor cores to:

cause the radar circuit to transmit a plurality of chirp signals;

cause the radar circuit to generate a three-dimensional (3D) sampled data matrix, wherein the 3D sampled data matrix comprises received beat signals corresponding to the plurality of chirp signals indexed by antenna and sampling time;

perform a range fast Fourier transform (FFT) on the 3D sampled data matrix to obtain a 3D range matrix, wherein the 3D range matrix comprises data sorted by range bins indexed by antenna and sampling time;

transpose the 3D range matrix to obtain a transposed 3D range matrix;

perform a Doppler FFT on the transposed 3D range matrix to obtain a 3D Doppler matrix, wherein the 3D Doppler matrix comprises data sorted by velocity bins indexed by antenna and range bin;

transpose the 3D Doppler matrix to obtain a transposed 3D Doppler matrix, wherein the transposed 3D Doppler matrix comprises velocity data for antenna sorted by range bin; and

obtain the range matrix from the transposed 3D Doppler matrix.

16. The apparatus of claim **15**, wherein the radar circuit comprises:

an oscillator configured to generate the plurality of chirp signals;

a transmitter (TX) antenna unit coupled to the oscillator and configured to transmit the plurality of chirp signals;

a receiver (RX) antenna unit configured to receive reflections of the transmitted plurality of chirp signals;

a baseband module coupled to the RX antenna unit and configured to generate the received beat signals based on the received reflections of the transmitted plurality of chirp signals; and

an analog to digital converter coupled to the baseband module and configured to sample the received beat signals to generate the 3D sampled data matrix.

17. The apparatus of claim **15**, wherein the radar circuit comprises a time-division multiplexing, multiple-input multiple-output radar circuit, wherein an antenna index comprises an RX antenna index, wherein the antenna combination comprises an RX antenna and a TX antenna, and wherein the machine instructions to obtain the range matrix from the transposed 3D Doppler matrix further cause the one or more processor cores to:

multiply the transposed 3D Doppler matrix by a demodulation matrix to obtain a modified transposed 3D Doppler matrix, wherein the modified transposed 3D Doppler matrix comprises velocity data for antenna combination sorted by range bin; and

obtain the range matrix from the modified transposed 3D Doppler matrix.

18. A circuit, comprising:

a first address generator configured to:

generate an address for a particular X×Y range slice from a N×M range matrix such that the particular range slice comprises a unique portion of the N×M range matrix, in which N denotes a number of velocity bins, X is a lesser multiple of N, M denotes a number of antenna combinations, and Y is a lesser multiple of M;

provide the address for the particular range slice to a memory interface system;

a first data buffer configured to store the particular range slice from the memory interface system;

a first selector logic circuit (SLC) coupled to the first data buffer and configured to output a first SLC output, the first SLC output selectively comprising the particular range slice or a transposed range slice;

a multiplier and accumulator (MAC) coupled to the first SLC and configured to:

perform vector multiplication using the first SLC output; and

sum a multiplication result and stored data from a second data buffer;

a second SLC coupled to the first SLC and the MAC, wherein the second SLC is configured to output one of the transposed range slice, the multiplication result, and a summation result;

the second data buffer coupled to an output of the second SLC and configured to store a second SLC output;

a third SLC coupled to the second data buffer and configured to output a beamforming slice, wherein the beamforming slice comprises a transposed summation result; and

a second address generator configured to:

generate an address for the beamforming slice, such that the beamforming slice comprises a unique portion of a beamforming matrix; and

provide the address for the beamforming slice to the memory interface system.

19. The circuit of claim **18**, wherein the N×M range matrix corresponds to a range bin and comprises velocity data for antenna combinations in a radar circuit.

20. The circuit of claim **18**, further comprising a magnitude circuit coupled between the second SLC and the second data buffer and configured to selectively:

perform a magnitude operation on the summation result to obtain beamforming data, wherein the beamforming slice comprises a transposed beamforming data; or

output the second SLC output unchanged.

21. The circuit of claim **18**, wherein the MAC is further configured to multiply the transposed range slice by a M×S steering matrix, wherein the M×S steering matrix comprises a number of steering vectors.

22. The circuit of claim **21**, further comprising:

a third address generator configured to:

generate an address for a particular XxZ steering slice, such that each particular steering slice comprises a unique portion of the M×S steering matrix;

provide the address for the particular steering slice to the memory interface system;

a third data buffer configured to store the particular steering slice from the memory interface system; and

a fourth SLC coupled to the third data buffer, wherein the fourth SLC is configured to selectively output the particular steering slice, and wherein the MAC is further coupled to the fourth SLC and configured to multiply the first SLC output by the particular steering slice.

23. The circuit of claim **22**, wherein the address for the beamforming slice comprises a steering vector index and a velocity bin index, such that the beamforming slice is stored at a memory location corresponding to a steering vector index of the particular steering slice and a velocity bin index of the transposed range slice.

24. The apparatus of claim **11**, wherein the first SLC is configured to receive a first selection signal, and in response, provide a row value and a column value of the first buffer as an output, and the second SLC is configured to receive a second selection signal, and in response, provide a row value and a column value of the second buffer as an output.

25. The apparatus of claim **24**, wherein the MAC includes a multiplier having inputs configured to receive the outputs of the first and second SLCs, respectively, and an output, the MAC further including an accumulator having an input coupled to the output of the multiplier.

* * * * *