

(12) United States Patent Su et al.

(10) Patent No.: US 11,658,220 B2 (45) Date of Patent: May 23, 2023

- (54) DRAIN SIDE RECESS FOR BACK-SIDE POWER RAIL DEVICE
- (71) Applicant: Taiwan Semiconductor
 Manufacturing Co., Ltd., Hsin-Chu
 (TW)
- (72) Inventors: Huan-Chieh Su, Tianzhong Township
 (TW); Cheng-Chi Chuang, New Taipei
 (TW); Chih-Hao Wang, Baoshan

(52) **U.S. Cl.**

(56)

- CPC H01L 29/4175 (2013.01); H01L 29/0673 (2013.01); H01L 29/41725 (2013.01); H01L 29/42392 (2013.01); H01L 29/66439 (2013.01); H01L 29/66545 (2013.01); H01L 29/775 (2013.01); H01L 29/78696 (2013.01)
- (58) Field of Classification Search

CPC H01L 29/41791; H01L 29/42392 See application file for complete search history.

Township (TW); Kuo-Cheng Chiang, Zhubei (TW)

- (73) Assignee: Taiwan Semiconductor
 Manufacturing Company, Ltd., Hsinchu (TW)
- (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 28 days.
- (21) Appl. No.: 17/123,873
- (22) Filed: Dec. 16, 2020
- (65) Prior Publication Data
 US 2021/0336019 A1 Oct. 28, 2021

Related U.S. Application Data

(60) Provisional application No. 63/014,880, filed on Apr.

References Cited

U.S. PATENT DOCUMENTS

9,721,946 B2 8/2017 Kim et al. 9,780,210 B1 10/2017 Goktepeli et al. 10,332,881 B1 6/2019 Badaroglu et al. 11,081,559 B1 * 8/2021 Liang H01L 29/775 (Continued)

OTHER PUBLICATIONS

Non-Final Office Action dated Feb. 11, 2022 for U.S. Appl. No. 17/068,037.

Primary Examiner — Farun Lu
(74) Attorney, Agent, or Firm — Eschweiler & Potashnik, LLC

(57) **ABSTRACT**

A semiconductor transistor device includes a channel structure, a gate structure, a first source/drain epitaxial structure, a second source/drain epitaxial structure, a gate contact, and a back-side source/drain contact. The gate structure wraps around the channel structure. The first source/drain epitaxial structure and the second source/drain epitaxial structure are disposed on opposite endings of the channel structure. The gate contact is disposed on the gate structure. The back-side source/drain contact is disposed under the first source/drain epitaxial structure. The second source/drain epitaxial structure has a concave bottom surface.

24, 2020.

(51)	Int. Cl.	
	H01L 29/417	(2006.01)
	H01L 29/66	(2006.01)
	H01L 29/423	(2006.01)
	H01L 29/06	(2006.01)
	H01L 29/786	(2006.01)
	H01L 29/775	(2006.01)

20 Claims, 55 Drawing Sheets



US 11,658,220 B2 Page 2

(56) **References Cited**

U.S. PATENT DOCUMENTS

2008/00:	54313	Al	3/2008	Dyer et al.
2015/02	00299	A1	7/2015	Chen et al.
2018/02	77442	A1	9/2018	Leobandung
2019/01	15424	A1	4/2019	Park et al.
2019/01:	57310	A1	5/2019	Glass et al.
2019/01	54882	A1	5/2019	Chen et al.
2019/01	72828	A1	6/2019	Smith et al.
2019/022	21649	A1	7/2019	Glass et al.
2019/02:	59807	A1	8/2019	Kumar et al.
2020/00	06155	A1	1/2020	Chiang et al.
2020/00/	56505	A 1	2/2020	Glass et al

2020/0066595 A12/2020Glass et al.2020/0135929 A14/2020Van Dal et al.2020/0287039 A1*9/2020Bi......2020/0312981 A110/2020Bomberger et al.2021/0305381 A19/2021Chiang et al.2021/0305428 A19/2021Ju et al.2021/0351079 A111/2021Su et al.

* cited by examiner

U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 1 of 55







U.S. Patent May 23, 2023 Sheet 2 of 55 US 11,658,220 B2



Z

------ X









C'





U.S. Patent May 23, 2023 Sheet 5 of 55 US 11,658,220 B2



Fig. 5





Z

Ζ

 \mathbf{V}

U.S. Patent May 23, 2023 Sheet 6 of 55 US 11,658,220 B2



U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 7 of 55





U.S. Patent May 23, 2023 Sheet 8 of 55 US 11,658,220 B2





U.S. Patent May 23, 2023 Sheet 9 of 55 US 11,658,220 B2





U.S. Patent May 23, 2023 Sheet 10 of 55 US 11,658,220 B2





U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 11 of 55





U.S. Patent May 23, 2023 Sheet 12 of 55 US 11,658,220 B2





U.S. Patent May 23, 2023 Sheet 13 of 55 US 11,658,220 B2

156





U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 14 of 55



						.			*						*		*					•-	
8		*		*		\$				*		*		*		Ŷ		*				*	
	*		*		*		*		*		*		*		*		*		*		*		
•		*		*		۰		*		\$		*		۲		8		*		۲		۲	
	*		۲		۲		۲		*		۲		۲		۲		۲		*		۲		
			-0-0-0-0-0-0-	<u>.</u>			0-0-0-0-0-0-		******		******				********		0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-		D+D+D+D+D+D+		*******		0-0-C
	4.	*	÷	-	ý	•	÷	. •.	•	÷	÷.	•	÷	÷			÷		÷	4.			÷
		****	•••			. 			~~~~	****	••••••		*****		••••••	***	•••••••	****				****	~~~
			*		*		۲		*		*		۲		٠		*		۲		۰		ļ
•		*		۲		*		*		۲		*		۰		ø		۲		*		۲	
	۲		*		۲		*		۲		۰		*		*		*		۰		٠		4
•		*		۰		*		*		۲		*				*		۲		*		*	
	*		*		۲		*		*		۲		۲		*		*		*		*		4
				*		**						*		*		-		*		*		*	

Ζ

X



U.S. Patent May 23, 2023 Sheet 15 of 55 US 11,658,220 B2



Fig. 14C

Y

Ζ

Ζ





U.S. Patent May 23, 2023 Sheet 16 of 55 US 11,658,220 B2



U.S. Patent May 23, 2023 Sheet 17 of 55 US 11,658,220 B2



۲		*		*		۲		۲		*		*		۲		۲		*		*		۲	
	۲		۲		*		۲		۲				۲		*		۲		۲		۲		*
-		*		۲		*		۲		۲		۲		۲		-		۲		۲		۲	
	۲		۲		*		۲		۲		-		*		۲		*		۲		۲		۲
		" A				. .% .,	*****							8	oticco			, illing	*****		~~~~~	. .	
	*	<u>.</u>	*	, .•-		*		**	-3		*	÷.	*		*	.3	÷.	*	-	***		(+ 	*
* ***		.		 .					******	M	******										~		-
	*				۲				۲				۲				۲		-		*		۰
۲		*		*		*		*		۲		*		۲		*		۲		۲		۲	
			*		۲		۲				*		۲		۲		۲		*		۲		۲
۲		۲		۲		*		۲		*		۲		*		۲		۲		۲		۲	
	۲		۲		*		۲		۲		*		۲		۲		۲		۲		۲		۲
*		*		*		*		*		۲		*				*		۲		*		*	

7

X



U.S. Patent May 23, 2023 Sheet 18 of 55 US 11,658,220 B2





Fig. 16A

U.S. Patent May 23, 2023 Sheet 19 of 55 US 11,658,220 B2



	*	*	*		8		*	*							*	*	*	*	*	*	*		
*	*	*	8	*	*		8									8	*	*			*	*	*
						*			<u>, </u>						.			•				•	
	<u>م</u> ب		<u>چ</u> ج			*	. ș.	÷				•	•	÷.	÷			÷.	÷.		<u>ج</u> ج	•	. 4
<u>,</u>			-		×		*		•	<u></u>	*		٠	<u></u>	-		¥				-		
*		*		*				88				8		*		8		*		8			
	\$		*		-						*		-				۲				\$		
*				8		-		*		8				8				8		*		8	
	8				8		-		*														
*		*		*		-		*		*		*		*		8		*		*		X	
	ġ.		8		\$		8		8		8		*						8		8		

Z

— Х



U.S. Patent May 23, 2023 Sheet 20 of 55 US 11,658,220 B2





			e.				•				÷.							•	4		÷.				•					,
			4	•		•		***				•			**				•		•	***			4	•		•	ŀ	
~~~~		~~~~			č		****				ň	*****		~~~	~~~·			ŵœ		~~~	<b>č</b>		****	·····						
		*			Superior	*****	~~~~	\$		***	-		÷.				**	-			Ş	****		ŵŵ	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		÷			*
	÷.	-3	-		<b>.</b>				Υ.			4		•				•	4	•	Į.,					÷.		•		•
	•		••	-				<b>*</b> **				4			•••		• <b>•</b> •				Į –				Ì	•		÷,	ŀ	
			•			ι, λ		Į.				÷				•			-5	•					Ì					
		**	•		<b>.</b>			<b>\$</b> .					•‡•								<b>}</b>		$\langle \cdot \rangle$		્ર	ι.·	•	1	<i>.</i>	
			•		<b>8</b> - S	$\sim 2$	11	5	÷.		•	4		•					÷.	•	ş .	×						•		•

Ζ

Y



## U.S. Patent May 23, 2023 Sheet 21 of 55 US 11,658,220 B2





# Fig. 17A

#### U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 22 of 55







#### **U.S. Patent** US 11,658,220 B2 May 23, 2023 Sheet 23 of 55





Ζ

* * * * * ÷ (*

Fig. 17D Y Y

## U.S. Patent May 23, 2023 Sheet 24 of 55 US 11,658,220 B2





#### U.S. Patent May 23, 2023 Sheet 25 of 55 US 11,658,220 B2





Fig. 18B

Ζ

Х

#### U.S. Patent May 23, 2023 Sheet 26 of 55 US 11,658,220 B2





, Z

## U.S. Patent May 23, 2023 Sheet 27 of 55 US 11,658,220 B2





# Fig. 19A

#### U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 28 of 55





7

Х



### U.S. Patent May 23, 2023 Sheet 29 of 55 US 11,658,220 B2





<del>, . . .</del>

Y Y



# U.S. Patent May 23, 2023 Sheet 30 of 55 US 11,658,220 B2





# Fig. 20

# U.S. Patent May 23, 2023 Sheet 31 of 55 US 11,658,220 B2





## U.S. Patent May 23, 2023 Sheet 32 of 55 US 11,658,220 B2





# U.S. Patent May 23, 2023 Sheet 33 of 55 US 11,658,220 B2



Ζ

## U.S. Patent May 23, 2023 Sheet 34 of 55 US 11,658,220 B2



# **Fig. 22C**
#### **U.S.** Patent US 11,658,220 B2 May 23, 2023 Sheet 35 of 55



# U.S. Patent May 23, 2023 Sheet 36 of 55 US 11,658,220 B2



Z

# U.S. Patent May 23, 2023 Sheet 37 of 55 US 11,658,220 B2



#### U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 38 of 55





#### **U.S.** Patent US 11,658,220 B2 May 23, 2023 Sheet 39 of 55





## U.S. Patent May 23, 2023 Sheet 40 of 55 US 11,658,220 B2



Y Y



# U.S. Patent May 23, 2023 Sheet 41 of 55 US 11,658,220 B2





# U.S. Patent May 23, 2023 Sheet 42 of 55 US 11,658,220 B2





## U.S. Patent May 23, 2023 Sheet 43 of 55 US 11,658,220 B2





Ζ



# U.S. Patent May 23, 2023 Sheet 44 of 55 US 11,658,220 B2



Fig. 26A

# U.S. Patent May 23, 2023 Sheet 45 of 55 US 11,658,220 B2







Ζ

## U.S. Patent May 23, 2023 Sheet 46 of 55 US 11,658,220 B2



126



#### U.S. Patent US 11,658,220 B2 May 23, 2023 Sheet 47 of 55





## U.S. Patent May 23, 2023 Sheet 48 of 55 US 11,658,220 B2





## U.S. Patent May 23, 2023 Sheet 49 of 55 US 11,658,220 B2



**Fig. 27**C

# U.S. Patent May 23, 2023 Sheet 50 of 55 US 11,658,220 B2





#### **U.S.** Patent US 11,658,220 B2 May 23, 2023 Sheet 51 of 55





Fig. 28B



Ζ

**—** X

## U.S. Patent May 23, 2023 Sheet 52 of 55 US 11,658,220 B2





Y



# U.S. Patent May 23, 2023 Sheet 53 of 55 US 11,658,220 B2





# U.S. Patent May 23, 2023 Sheet 54 of 55 US 11,658,220 B2



Z



# U.S. Patent May 23, 2023 Sheet 55 of 55 US 11,658,220 B2

14C)	
	•
Form inner spacers on opposite endings of first semiconductor layers (see, e.g., Figs. 15A- 15B)	
	•
Form first dummy backside contact in substrate (see, e.g., Figs. 16A-16C)	<u>3010</u>
	-
Form first and second S/D epitaxial structures on opposite sides of recessed fin structure (see, e.g., Figs, 17A-17D)	- 3012
	, ,
Replace second semiconductor layers with metal gate structure and form gate contact and front-side interconnect structure (see, e.g., Figs, 18A-20)	
	•
Form contact trench and recess bottom surface of first S/D epitaxial structure (see. e.g., Figs. 21-22C)	
	,





#### **DRAIN SIDE RECESS FOR BACK-SIDE POWER RAIL DEVICE**

#### PRIORITY CLAIM AND CROSS-REFERENCE

This application claims priority to U.S. Provisional Application Ser. No. 63/014,880, filed Apr. 24, 2020, which is herein incorporated by reference in its entirety.

#### BACKGROUND

The semiconductor integrated circuit (IC) industry has experienced exponential growth. Technological advances in

#### 2

contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may 5 repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Further, spatially relative terms, such as "beneath," 10 "below," "lower," "above," "upper" and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90) degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly. As used herein, "around," "about," "approximately," or "substantially" shall generally mean within 20 percent, or within 10 percent, or within 5 percent of a given value or range. Numerical quantities given herein are approximate, meaning that the term "around," "about," "approximately," 25 or "substantially" can be inferred if not expressly stated. Gate all around (GAA) transistor structures may be patterned by any suitable method. For example, the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For FIG. 1 illustrates a perspective view of some embodi- 35 example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be 40 used to pattern the GAA transistor structures. After forming the GAA transistor structures, an interconnect structure may be formed thereover including power rails and signal lines disposed within interlayer dielectric (ILD) layers. Current power rail design will suffer a complex metal layer routing in back-end-of-line (BEOL) when semiconductor process continues to shrink, for example, beyond 3 nm. As a result of complex metal layer routing, more masks are needed, and voltage drop (also referred as IR drop) suffers when metal wires become thinner. In view of the above, the present disclosure is related to a semiconductor transistor device having a back-side power rail and manufacturing methods thereof. By moving a power rail from a front side to a back side of the semiconductor transistor device, the metal layer routing is relaxed in BEOL. 55 Thus, fewer masks are needed, IR drop is improved, and both power rail area and active region can be enlarged. More particularly, the present disclosure is related to a semiconductor transistor device with a recessed source/drain region. In some embodiments, the semiconductor transistor device comprises a channel structure, a gate structure wrapping around the channel structure, a first source/drain epitaxial structure and a second source/drain epitaxial structure disposed on opposite endings of the channel structure, and a gate contact disposed on the gate structure. The semiconductor transistor device further comprises a back-side source/drain contact landing on a recessed bottom surface of the first source/drain epitaxial structure, and a back-side

IC materials and design have produced generations of ICs where each generation has smaller and more complex circuits than the previous generation. In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometry size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This ²⁰ scaling down process generally provides benefits by increasing production efficiency and lowering associated costs. Such scaling down has also increased the complexity of processing and manufacturing ICs.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with 30 the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

ments of a semiconductor transistor device having a recessed source/drain region. FIG. 2 illustrates a cross-sectional view of some additional embodiments of a semiconductor transistor device taken along line A-A' of FIG. 1.

FIGS. **3A-3B** are cross-sectional views of various embodiments of a semiconductor transistor device taken along line B-B' of FIG. 1.

FIGS. 4A-4B are cross-sectional views of various embodiments of a semiconductor transistor device taken 45 along line C-C' of FIG. 1.

FIG. 5 is a cross-sectional view of some embodiments of a semiconductor transistor device taken along line D-D' of FIG. 1.

FIGS. 6-29B illustrate various views of some embodi- 50 ments of a method of forming a semiconductor transistor device having a recessed source/drain region at various stages.

FIG. **30** illustrates a flow diagram of some embodiments of a method corresponding to FIGS. 6-29B.

#### DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different fea- 60 tures of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature 65 in the description that follows may include embodiments in which the first and second features are formed in direct

#### 3

power rail disposed under and connecting the back-side source/drain contact. The back-side source/drain contact and the back-side power rail may comprise metal materials for example. In some embodiments, a bottom surface of the first source/drain epitaxial structure may be recessed to a location 5 vertically deeper than a bottom surface of the gate structure or the channel structure. A bottom surface of the second source/drain epitaxial structure may also be recessed to a location vertically deeper than the bottom surface of the gate structure or the channel structure. In some further embodi- 10 ments, a back-side dielectric cap may replace original semiconductor body material and contact the bottom surfaces of the gate structure and the second source/drain epitaxial structure. The back-side dielectric cap may comprise an oxide, nitride, carbon nitride, or low- $\kappa$  dielectric materials. 15 Thus, cell capacitance can be reduced, and current leakage problems such as a leakage between the gate structure and the back-side source/drain contact can be eliminated. The semiconductor transistor devices presented herein may include a p-type GAA device or an n-type GAA device. 20 Further, the semiconductor transistor devices may have one or more channel regions, such as semiconductor fins, nanosheets, nanowires, nanodots, etc., associated with a single, contiguous gate structure, or multiple gate structures. One of ordinary skill may recognize other examples of 25 semiconductor transistor devices that may benefit from aspects of the present disclosure. The semiconductor transistor devices may be a portion of an integrated circuit (IC) that may include static random access memory (SRAM), logic circuits, passive components, such as resistors, capaci- 30 tors, and inductors, and/or active components, such as p-type field effect transistors (PFETs), n-type FETs (NFETs), multi-gate FETs, metal-oxide semiconductor field effect transistors (MOSFETs), complementary metal-oxide semiconductor (CMOS) transistors, bipolar transistors, high 35

#### 4

tric material such as high- $\kappa$  materials ( $\kappa$  is greater than 7), a work function metal material, and a filling metal material such as tungsten or aluminum. A thickness of the gate structure 104 may be in a range between about 2 nm and about 10 nm. In some embodiments, the first and second source/drain epitaxial structures 106, 108 comprise a semiconductor material such as silicon, germanium, or silicon germanium. The first and second source/drain epitaxial structures 106, 108 may be hexagonal or diamond-like shapes. The first and second source/drain epitaxial structures 106, 108 may respectively be a source region and a drain region of the semiconductor transistor device 100. As shown in FIG. 2, on a front side of the semiconductor transistor device 100, a front-side interconnect structure 114 may be disposed over the gate structure 104 and the first and second source/drain epitaxial structures 106, 108. The frontside interconnect structure **114** may comprise a plurality of front-side metal layers **116** disposed within and surrounded by a front-side interlayer dielectric layer **112**. The front-side metal layers **116** includes vertical interconnects, such as vias or contacts, and horizontal interconnects, such as metal lines. The front-side interconnect structure **114** electrically connects various features or structures of the semiconductor transistor device. For example, a gate contact 110 may be disposed on the gate structure 104 and connected to external circuits through the front-side metal layers 116. In some embodiments, epitaxial tips 107' are disposed on opposite endings of the channel structure 102. The epitaxial tips 107' may comprise boron doped silicon germanium (SiGeB). The epitaxial tips 107' may have less germanium than that of the first and second source/drain epitaxial structures 106, 108. Further, on a back side of the semiconductor transistor device 100, in some embodiments, a back-side source/drain contact 120 is disposed underlying the first source/drain epitaxial structure 106 and connects the first source/drain epitaxial structure 106 to a back-side power rail 122 disposed under the back-side source/drain contact 120. A back-side interconnect structure 124 may be formed to be electrically coupled to the back-side source/drain contact **120**. The back-side interconnect structure **124** may comprise a plurality of back-side metal lines **216** and metal vias **218** disposed within and surrounded by a back-side interlayer dielectric layer 212. The back-side interconnect structure 124 electrically connects various features or structures of the semiconductor transistor device. For example, back-side interconnect structure 124 may be disposed on the back-side power rail **122** and connect external circuits to the back-side source/drain contact 120. The back-side source/drain contact 120 and the back-side power rail 122 may comprise metal materials for example. For example, the back-side source/ drain contact 120 may comprise metal, such as tungsten (W), cobalt (Co), ruthenium (Ru), aluminum (Al), copper (Cu), or other suitable materials. As an example, the backside source/drain contact 120 may have a thickness between about 5 nm to about 50 nm and a width between about 20 nm to about 40 nm. Thus, the first source/drain epitaxial structure **106** can be connected to external circuits from the back side of the semiconductor transistor device 100 through the back-side source/drain contact 120. Thereby, more metal routing flexibility is provided, and the cell capacitance can be reduced. In some embodiments, a first dielectric liner **118** is disposed along a sidewall of the back-side source/drain contact **120** and separates the back-side source/drain contact 120 from the back-side dielectric cap 126. As an example, the first dielectric liner 118 may have a thickness less than about 5 nm.

voltage transistors, high frequency transistors, other memory cells, and combinations thereof.

FIG. 1 shows a perspective view of a semiconductor transistor device 100 according to some embodiments. FIG. 2 shows a cross-sectional view taken along line A-A' of the 40 x-direction of FIG. 1 according to some embodiments. FIGS. 3A-5 show cross-sectional views taken respectively along line B-B', C-C', and D-D' of the y-direction in a first source/drain region, a gate region, and a second source/drain region of FIG. 1 according to some embodiments. Alterna- 45 tively, FIGS. 2-5, and other cross-sectional figures hereafter, can also stand alone to show varies embodiments. Also, for illustration purposes, some components are removed, shown as transparent, or only shown with boundary lines. Also, features discussed associated with one figure may be omitted 50 in another figure but may be incorporated to embodiments shown in that figure when applicable.

As shown in FIGS. 1, 2, and 5, the semiconductor transistor device 100 comprises a channel structure 102 and a gate structure 104 wrapping around the channel structure 55 side sour 102. The channel structure 102 may comprise a stack of semiconductor layers separated and surrounded by a stack of metal components of the gate structure 104. A first source/ drain epitaxial structure 106 and a second source/drain epitaxial structure 108 are disposed on opposite endings of the channel structure 102. As an example, the channel structure 102 may be pure silicon layers not doped with p-type and n-type impurities. A thickness of the channel structure 102 may be in a range between about 3 nm and about 15 nm. A width of the channel structure 102 may be in a range between about 6 nm and about 40 nm. As an example, the gate structure 104 may comprise a gate dielec-

#### 5

As shown in FIGS. 1-3B, the back-side source/drain contact 120 may land on a recessed bottom surface 106b of the first source/drain epitaxial structure 106. In some embodiments, the bottom surface 106b of the first source/ drain epitaxial structure 106 may be recessed as a convex 5 shape reaching a location vertically deeper than a bottom surface 104b of the gate structure 104. In some embodiments, the bottom surface 106b of the first source/drain epitaxial structure 106 may have a convex shape along x-direction from the first source/drain epitaxial structure 106 10 to the second source/drain epitaxial structure 108 as shown in FIG. 2 and also have a convex shape along y-direction as shown in FIG. 3A/3B. The y-direction may be perpendicular to the x-direction. In some embodiments, the bottom surface 106b of the first source/drain epitaxial structure 106 is 15 vertically about 10 nm to 20 nm deeper than the bottom surface 104b of the gate structure 104. In some embodiments, a low temperature epitaxial layer 119 may be disposed between the recessed bottom surface 106b of the first source/drain epitaxial structure 106 and the back-side 20 source/drain contact 120, and the metal alloy layer 121 can be formed on the low temperature epitaxial layer **119**. The low temperature epitaxial layer 119 may have a doping concentration greater than that of the first source/drain epitaxial structure 106, such that a better metal alloy layer 25 **121** can be formed subsequently to gain performance. As an example, the low temperature epitaxial layer 119 may have a thickness less than about 20 nm. A metal alloy layer **121** may be disposed on the first source/drain epitaxial structure **106** or the low temperature epitaxial layer **119** for contact 30 landing. The metal alloy layer **121** may be a silicide layers formed by a self-aligned salicide process. The metal alloy layer 121 may include a material selected from titanium silicide, cobalt silicide, nickel silicide, platinum silicide,

#### 6

side source/drain contact 120, and thus reduces cell capacitance and eliminates current leakage problems such as a leakage between the gate structure 104 and the back-side source/drain contact 120. The back-side dielectric cap 126 may comprise an oxide, nitride, carbon nitride, or low- $\kappa$ dielectric materials.

As shown in FIGS. 1-2, inner spacers 128 are disposed on opposite endings of the metal components of the gate structure 104 to isolate the gate structure 104 from the first and second source/drain epitaxial structures 106, 108. In some embodiments, gate spacers 134 are disposed along opposite sidewalls of an upper portion of the gate structure 104. The outer surfaces of the inner spacers 128 may be substantial coplanar with outer surfaces of the channel structure 102 and/or the gate spacers 134. In some embodiments, an upper isolation structure 220 is disposed in trenches between the gate spacers **134**. The upper isolation structure 220 provides electrical insulation between the gate structures 104. As shown in FIG. 5, in some embodiments, a gate structure 104 comprises a gate dielectric layer 232 and a gate electrode 230. The gate electrode 230 includes one or more work function metal layer (s) and a filling metal. The gate dielectric layer 232 may be conformally formed lining outer surfaces of the gate electrode 230. The gate dielectric layer 232 may be in contact with the channel structure 102. In some embodiments, the gate dielectric layer 232 includes a high- $\kappa$  material ( $\kappa$  is greater than 7) such as hafnium oxide (HfO₂), zirconium oxide (ZrO₂), lanthanum oxide (La₂O₃), hafnium aluminum oxide (HfAlO₂), hafnium silicon oxide (HfSiO₂), aluminum oxide (Al₂O₃), or other suitable materials.

layer 121 may include a material selected from titanium As shown in FIGS. 1 and 3A-5, in some embodiments, a silicide, cobalt silicide, nickel silicide, platinum silicide, platinum silicide, and a hard mask 136 can collectively function as an

combinations thereof, or other suitable materials. In some embodiments, the metal alloy layer **121** may include germanium.

As shown in FIGS. 1 and 2, a bottom surface 108b of the second source/drain epitaxial structure **108** may be recessed 40 to a location vertically deeper than the bottom surface 104bof the gate structure 104. The bottom surface 108b of the second source/drain epitaxial structure 108 may be recessed even deeper to a location vertically exceeding a bottom surface 102b of the channel structure 102. In some embodi- 45 ments, the bottom surface 108b of the second source/drain epitaxial structure 108 may have a convex shape along x-direction from the first source/drain epitaxial structure 106 to the second source/drain epitaxial structure 108 as shown in FIG. 2. The bottom surface 108b of the second source/ 50 drain epitaxial structure 108 may also have a convex shape along y-direction as shown in FIG. 4. The y-direction may be perpendicular to the x-direction. In some embodiments, the bottom surface 108b of the second source/drain epitaxial structure **108** is vertically about 10 nm to 20 nm deeper than 55 the bottom surface 104b of the gate structure 104. The cell capacitance is further reduced compared to the embodiments where the bottom surface 108b of the second source/drain epitaxial structure 108 is below the bottommost of the channel structure 102. As shown in FIGS. 1-2 and 4-5, on the back side of the semiconductor transistor device 100, in some embodiments, a back-side dielectric cap 126 is disposed under the gate structure 104 and may also extend under the second source/ drain epitaxial structure 108. The back-side dielectric cap 65 **126** replaces original semiconductor body material, helps to separate and insulate the gate structure 104 and the back-

insulating structure separating two semiconductor transistor devices 100*a*, 100*b* along the y-direction. The back-side dielectric cap 126 may be surrounded by the lower isolation structure 160. As shown in FIGS. 3A and 4A, in some embodiments, the back-side source/drain contact 120 and the surrounding first dielectric liner **118** and the back-side dielectric cap 126 and the surrounding second dielectric liner 127 may extend along surfaces of a lower isolation structure 160 and the middle isolation structure 132 and extend on upper surfaces of the first and second source/drain epitaxial structures 106, 108. As shown in FIGS. 3B and 4B, in some alternative embodiments, air gaps 192 may be formed surrounding lower portions of the first source/drain epitaxial structure 106 and the second source/drain epitaxial structure 108. In some alternative embodiments, air gaps **192** may be formed between the middle isolation structure 132 and surrounding lower portions of the first source/drain epitaxial structure 106 and the second source/drain epitaxial structure 108. The back-side source/drain contact 120 and the surrounding first dielectric liner **118** and the back-side dielectric cap 126 and the surrounding second dielectric liner 127 may extend downwardly in recesses of the first and second source/drain epitaxial structures 106, 108. FIGS. 6-29B illustrate a method for manufacturing a 60 semiconductor transistor device at various stages in accordance with some embodiments of the present disclosure. In some embodiments, the semiconductor transistor device shown in FIGS. 6-29B may be intermediate devices fabricated during processing of an integrated circuit (IC), or a portion thereof, that may include static random access memory (SRAM), logic circuits, passive components, such as resistors, capacitors, and inductors, and/or active compo-

#### 7

nents, such as p-type field effect transistors (PFETs), n-type FETs (NFETs), multi-gate FETs, metal-oxide semiconductor field effect transistors (MOSFETs), complementary metaloxide semiconductor (CMOS) transistors, bipolar transistors, high voltage transistors, high frequency transistors, 5 other memory cells, and combinations thereof.

As shown in a perspective view of FIG. 6, a substrate 140 is provided. In some embodiments, the substrate 140 may be a part of a wafer, and may comprise silicon (Si), germanium (Ge), silicon germanium (SiGe), gallium arsenide (GaAs) or 10 other appropriate semiconductor materials. In some embodiments, the substrate 140 is a semiconductor-on-insulator (SOI) structure comprising a bulk substrate 142, an insulator substrate layer 144 on the bulk substrate 142, and a semiconductor substrate layer 146 on the insulator substrate layer 15 **144**. In various embodiments, the substrate **140** may include any of a variety of substrate structures and materials. As shown in a perspective view of FIG. 7, in some embodiments, a stacked structure 150 is formed over the substrate 140. The stacked structure 150 includes first semi- 20 patterning operations. conductor layers 152 and second semiconductor layers 154 stacked alternately. The first semiconductor layers 152 will serve as channel regions of the semiconductor transistor device. The second semiconductor layers 154 are sacrificial layers which will be subsequently removed and replaced 25 with a gate material. The first semiconductor layers 152 and the second semiconductor layers 154 are made of materials having different lattice constants, and may include one or more layers of Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb or InP. In some embodi- 30 ments, the first semiconductor layers 152 and the second semiconductor layers 154 are made of Si, a Si compound, SiGe, Ge or a Ge compound. The stacked structure 150 may be formed on the substrate 140 through epitaxy, such that the 7 shows four layers of the first semiconductor layer 152 and three layers of the second semiconductor layer 154, the number of the layers are not so limited, and may be as small as 1 for each layer. In some embodiments, 2-10 layers of each of the first and second semiconductor layers are 40 formed. By adjusting the numbers of the stacked layers, a driving current of the semiconductor transistor device can be adjusted. In some embodiments, the first semiconductor layers 152 may be pure silicon layers that are free from germanium. 45 The first semiconductor layers 152 may also be substantially pure silicon layers, for example, with a germanium atomic percentage lower than about 1 percent. Furthermore, the first semiconductor layers 152 may be intrinsic, which are not doped with p-type and n-type impurities. In some embodi- 50 ments, a thickness of the first semiconductor layers 152 is in a range between about 3 nm and about 15 nm. In some embodiments, the second semiconductor layers 154 can be SiGe layers having a germanium atomic percentage greater than zero. In some embodiments, the ger- 55 manium percentage of the second semiconductor layers 154 is in a range between about 10 percent and about 50 percent. In some embodiments, a thickness of the second semiconductor layers 154 is in a range between about 2 nm and about 10 nm. As shown in a perspective view of FIG. 8, in some embodiments, the stacked structure 150 (see FIG. 7) is patterned to form fin structures 156 and trenches 158 extending in the X direction. In some embodiments, the stacked structure 150 is patterned by an etching process using a 65 patterned mask layer 157 as an etch mask, such that portions of the stacked structure 150 not covered by the mask layer

#### 8

157 are removed. The semiconductor substrate layer 146 may also be partially or fully removed in this process. The mask layer 157 may include a first mask layer and a second mask layer. The first mask layer may be a pad oxide layer made of a silicon oxide, which can be formed by a thermal oxidation process. The second mask layer may be made of a silicon nitride (SiN), which is formed by chemical vapor deposition (CVD), including low pressure CVD (LPCVD) and plasma enhanced CVD (PECVD), physical vapor deposition (PVD), atomic layer deposition (ALD), or other suitable process. The mask layer 157 may be patterned using varies multiple patterning techniques, such as self-aligned double patterning (SADP), self-aligned quadruple patterning (SAQP), and the like. FIG. 8 shows two fin structures 156 arranged in the Y direction and parallel to each other, but the number of the fin structures is not limited to, and may be as small as one and three or more. In some embodiments, one or more dummy fin structures are formed on both sides of the fin structures 156 to improve pattern fidelity in the As shown in a perspective view of FIG. 9, in some embodiments, a lower isolation structure **160** is formed over the insulator substrate layer 144 in lower portions of the trenches 158, which is also referred to as a shallow trench isolation (STI) structure. Upper portions of the fin structures 156 are exposed from the lower isolation structure 160. The lower isolation structure 160 may be formed by forming an insulating material over the insulator substrate layer 144 followed by a planarization operation. The insulating material is then recessed to form the lower isolation structure 160 so that the upper portions of the fin structures 156 are exposed. The insulating material may comprise a dielectric material such as, for example, a nitride (e.g., silicon nitride, silicon oxynitride, silicon oxygen carbon nitride, silicon stacked structure 150 forms crystalline layers. Though FIG. 35 carbon nitride), a carbide (e.g., silicon carbide, silicon oxygen carbide), an oxide (e.g., silicon oxide), borosilicate glass (BSG), phosphoric silicate glass (PSG), borophosphosilicate glass (BPSG), a low-к dielectric material with a dielectric constant less than 7 (e.g., a carbon doped oxide, SiCOH), or the like. In some embodiments, the lower isolation structures 160 are formed through various steps comprising a thermal oxidation or deposition process (e.g., physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), sputtering, etc.), and removal processes (e.g., wet etching, dry etching, chemical mechanical planarization (CMP), etc.). As shown in a perspective view of FIG. 10, in some embodiments, a cladding semiconductor layer **161** is formed over outer surfaces of the fin structures 156. In some embodiments, the cladding semiconductor layer 161 comprises a semiconductor material, such as germanium, silicon germanium, or the like. In some embodiments, the cladding semiconductor layer 161 comprises the same material as the second semiconductor layers 154. Further, in some embodiments, the cladding semiconductor layer **161** may be formed by an epitaxy growth process or a deposition process (e.g., PVD, CVD, PECVD, ALD, sputtering, etc.). As shown in a perspective view of FIG. 11, in some 60 embodiments, a middle isolation structure **132** is formed over the lower isolation structure 160 between the fin structures 156. A dielectric liner 130 may be formed between the middle isolation structure 132 and the lower isolation structure 160 along sidewalls of the cladding semiconductor layer 161 and the lower isolation structure 160. A hard mask 136 may then be formed on top of the middle isolation structure 132 and the dielectric liner 130. The middle

#### 9

isolation structure 132 and the dielectric liner 130 provide electrical insulation between the fin structures 156, and the hard mask 136 prevents loss of the middle isolation structure **132** during future patterning steps.

In some embodiments, the dielectric liner 130, the middle 5 isolation structure 132, and the hard mask 136 are formed by deposition (e.g., PVD, CVD, PECVD, ALD, sputtering, etc.) and removal (e.g., etching, chemical mechanical planarization (CMP), etc.) processes. The middle isolation structure 132 may have a top surface below that of the fin structures 10 156. In some embodiments not shown in FIG. 11, the planarization process of the hard mask **136** may also remove the cladding semiconductor layer 161 from above the fin structures 156. The hard mask 136 may have a top surface coplanar with that of the fin structures **156**. In some embodi- 15 ments, the middle isolation structure 132 and the lower isolation structures 160 may each comprise a low-κ dielectric material, wherein the dielectric constant is less than 7, such as, for example, silicon oxynitride, silicon carbon nitride, silicon oxygen carbide, silicon oxygen carbon 20 nitride, silicon nitride, or some other suitable low- $\kappa$  dielectric material. The dielectric liner 130 may comprise a different material than the middle isolation structure 132 for selective removal processes. The hard mask **136** may comprise a high- $\kappa$  dielectric material, wherein the dielectric 25 constant is greater than 7, such as, for example, hafnium oxide, zirconium oxide, hafnium aluminum oxide, hafnium silicon oxide, aluminum oxide, or some other suitable high-к dielectric material. As shown in the perspective view of FIG. 12, in some 30 embodiments, the cladding semiconductor layer 161 and the mask layer 157 (see FIG. 8) are etched from top of the fin structures **156**. Top surfaces of the first semiconductor layer 152 and the cladding semiconductor layer 161 may be exposed from the removal process. In some embodiments, 35 formed by a combination of a dry chemical etch and a wet the hard mask 136 is selectively etched by a dry etching process and/or a wet etching process, for example. As shown in the perspective view of FIG. 13, in some embodiments, dummy gate structures 170 are formed over the fin structures 156 along the y-direction spaced apart from 40 one another in the x-direction. In some embodiments, the dummy gate structures 170 may comprise a sacrificial gate dielectric layer 162, a sacrificial gate electrode layer 164, a pad layer 166, and a mask layer 168 one stacked over another in the order stated. Though two dummy gate struc- 45 tures 170 are shown in FIG. 13, but the number of the dummy gate structures 170 are not limited to, and may be more or fewer than two. In some embodiments, the sacrificial gate dielectric layer 162 may comprise, for example, a dielectric material such as a nitride (e.g., silicon nitride, 50 silicon oxynitride), a carbide (e.g., silicon carbide), an oxide (e.g., silicon oxide), or some other suitable material. The sacrificial gate electrode layer 164 may comprise, for example, polysilicon. The pad layer **166** and the mask layer **168** may comprise thermal oxide, nitride, and/or other hard 55 mask materials and are formed by way of photolithography processes.

#### 10

horizontal surfaces, and the top of the dummy gate structures **170**. In some embodiments, the insulating material of the blanket layer may comprise a silicon nitride-based material. The blanket layer is then etched using an anisotropic process to form the gate spacers 134 on opposite sidewalls of the dummy gate structures 170.

As shown in the perspective view of FIG. 14A, the x-direction cross-sectional view of FIG. 14B, the y-direction cross-sectional view of FIG. 14C in a gate region, and the y-direction cross-sectional view of FIG. 14D in a source region or a drain region, in some embodiments, a removal process is performed to remove fin structures **156** from a first source/drain region 176 and a second source/drain region 178 according to the dummy gate structures 170. As a result, the first semiconductor layers 152 and the second semiconductor layers 154 are shortened along x-direction and may be vertically aligned with the gate spacers 134 (See FIG. 14B). As an example, the exposed portions of the fin structures 156 are removed by using a strained source/drain (SSD) etching process. The SSD etching process may be performed in a variety of ways. In some embodiments, the SSD etching process may be performed by a dry chemical etch with a plasma source and a reaction gas. The plasma source may be an inductively coupled plasma (ICR) etch, a transformer coupled plasma (TCP) etch, an electron cyclotron resonance (ECR) etch, a reactive ion etch (RIE), or the like and the reaction gas may be a fluorine-based gas, chloride (Cl2), hydrogen bromide (HBr), oxygen  $(O_2)$ , the like, or combinations thereof. In some other embodiments, the SSD etching process may be performed by a wet chemical etch, such as ammonium peroxide mixture (APM), ammonium hydroxide (NH₄OH), tetramethylammonium hydroxide (TMAH), combinations thereof, or the like. In yet some other embodiments, the SSD etch step may be perchemical etch. Further, in some embodiments, the removal process may also remove an upper portion of the semiconductor substrate layer 146 between the dummy gate structures 170 after removing the bottommost first semiconductor layer 152. The semiconductor substrate layer 146 or the bottommost first semiconductor layer 152 may have a concave top surface along the x-direction in the first source/ drain region 176 and the second source/drain region 178. The top surface may be recessed between the lower isolation structure 160. In addition, the removal process may also comprise an isotropic etchant to further remove ending portions of the second semiconductor layers 154 under the gate spacers 134 and/or the dummy gate structures 170. Thus, after the removal process, the first semiconductor layers 152 are wider than the second semiconductor layers 154 in the x-direction. The first semiconductor layers 152 may be formed as the channel structure of the transistor device after the removal process. It will be appreciated that the channel structure may exhibit stacked rectangle-like shapes as illustrated in the cross-sectional view of FIG. 14B and other figures, whereas in other embodiments, the channel structure may exhibit other shapes such as circles, octagons, ovals, diamonds, or the like. As shown in the perspective view of FIG. 15A and the x-direction cross-sectional view of FIG. 15B, in some embodiments, inner spacers 128 are formed on the endings of the second semiconductor layers 154 in the x-direction. Outer surfaces of the inner spacers **128** may be substantial coplanar with outer surfaces of the first semiconductor layers 152 and/or the gate spacers 134. In some embodiments, the inner spacers 128 are formed by a deposition

Subsequently, gate spacers 134 are formed along opposite sidewalls of the dummy gate structures 170. For example, a blanket layer of an insulating material for sidewall spacers 60 is conformally formed to cover the dummy gate structures 170 by using plasma enhanced chemical vapor deposition (PECVD), low-pressure chemical vapor deposition (LPCVD), sub-atmospheric chemical vapor deposition (SACVD), or the like. The blanket layer is deposited in a 65 conformal manner so that it is formed to have substantially equal thicknesses on vertical surfaces, such as the sidewalls,

#### 11

process (e.g., CVD, PVD, PECVD, ALD, sputtering, etc.) followed by a selective removal process. For example, in some embodiments, a continuous layer may first be formed along sidewalls and over the dummy gate structures 170. Then, a vertical etching process can be conducted to remove 5 portions of the continuous layer not vertically covered by the gate spacers 134 to form the inner spacers 128. Further, in some embodiments, the inner spacers **128** comprise a dielectric material such as, for example, silicon oxynitride, silicon carbon nitride, silicon oxygen carbide, silicon oxygen car- 10 bon nitride, silicon nitride or some other suitable material. As shown in the perspective view of FIG. 16A, the x-direction cross-sectional view of FIG. 16B, and the y-direction cross-sectional view of FIG. 16C in the first source/ drain region, in some embodiments, a first sacrificial source/ 15 drain contact 180 is formed under the first source/drain region 176 with a hard mask layer 182 covering the second source/drain region 178. In some embodiments, the first sacrificial source/drain contact 180 extends deep in the semiconductor substrate layer 146. As an example, the first 20 sacrificial source/drain contact 180 may have a thickness of about 50 nm. In some embodiments, a trench is formed firstly by etching the bottommost first semiconductor layer 152 and/or at least a portion of the semiconductor substrate layer 146 directly under the first source/drain region 176. 25 Then, a sacrificial material is filled in the trench to form the first sacrificial source/drain contact 180. In some embodiments, the first sacrificial source/drain contact 180 may comprise intrinsic SiGe material having a germanium atomic percentage greater than zero. In some embodiments, 30 the germanium percentage of the first sacrificial source/drain contact **180** is in a range between about 10 percent and about 50 percent. In some embodiments, the first sacrificial source/ drain contact 180 comprises the same material as the second semiconductor layers 154. Further, in some embodiments, 35 the first sacrificial source/drain contact **180** may be formed by an epitaxy growth process or a deposition process (e.g., PVD, CVD, PECVD, ALD, sputtering, etc.). By forming the trench and the first sacrificial source/drain contact 180 therein, a source/drain contact can be formed self-aligned 40 later by replacing the first sacrificial source/drain contact 180, such that an overlay shift of contact landing is eliminated. As shown in the perspective view of FIG. 17A, the x-direction cross-sectional view of FIG. 17B, the y-direction 45 cross-sectional view of FIG. 17C in the first source/drain region, and the y-direction cross-sectional view of FIG. **17**D in the second source/drain region, in some embodiments, a first source/drain epitaxial structure 106 and a second source/drain epitaxial structure 108 are formed respectively 50 in the first source/drain region 176 and the second source/ drain region 178 on opposite sides of the dummy gate structure 170 (See FIG. 16A). In some embodiments, the first source/drain epitaxial structure **106** may be formed on the first sacrificial source/drain contact **180** (See FIG. **17**C). The second source/drain epitaxial structure 108 may be formed on the semiconductor substrate layer **146** (See FIG. 17D). The first and second source/drain epitaxial structures 106, 108 may respectively be a source and a drain of the semiconductor transistor device. In some embodiments, the 60 first and second source/drain epitaxial structures 106, 108 comprise a semiconductor material. For example, the first and second source/drain epitaxial structures 106, 108 may comprise doped silicon, germanium, or silicon germanium such as boron doped silicon germanium (SiGeB). In some 65 embodiments, the first and second source/drain epitaxial structures 106, 108 are formed by way of an epitaxy growth

#### 12

process. The first and second source/drain epitaxial structures 106, 108 may be hexagonal or diamond-like shapes. Air gaps 192 may be formed surrounding lower portions of the first source/drain epitaxial structure 106 and the second source/drain epitaxial structure 108.

In some embodiments, an intermediate source/drain layer 107 is formed underneath the first and second source/drain epitaxial structures 106, 108 prior to forming the first and second source/drain epitaxial structures 106, 108. The intermediate source/drain layer 107 may comprise boron doped silicon germanium (SiGeB). The intermediate source/drain layer 107 may have less germanium than that of the first and second source/drain epitaxial structures 106, 108 and function as a buffer layer for device design. As an example, the intermediate source/drain layer 107 may have a thickness of about 20 nm. In some embodiments, the intermediate source/drain layer 107 is formed by an epitaxial process, and an epitaxial tip 107' is concurrently formed on opposite endings of the first semiconductor layers 152 by the same epitaxial process. Thus, the epitaxial tip 107' may have the same composition as the intermediate source/drain layer 107. As shown in the perspective view of FIG. 18A, the x-direction cross-sectional view of FIG. 18B, the y-direction cross-sectional view of FIG. 18C in the first source/drain region, and the y-direction cross-sectional view of FIG. **18**D in the second source/drain region, in some embodiments, an upper isolation structure 220 is formed over the structure previously formed covering the first and second source/drain epitaxial structures 106, 108. A planarization process is subsequently performed to lower the gate spacers 134 and expose the sacrificial gate dielectric layer 162 and the sacrificial gate electrode layer 164 on a same horizontal plane. In some embodiments, an etch stop liner 210 may be conformally formed lining the structure previously formed prior to forming the upper isolation structure 220. In some embodiments, the etch stop liner 210 may comprise silicon nitride. In some other embodiments, the etch stop liner 210 may comprise other dielectric materials such as silicon dioxide, silicon oxynitride, or the like. The etch stop liner **210** can be formed using plasma enhanced CVD (PECVD), however, other suitable methods, such as low pressure CVD (LPCVD), atomic layer deposition (ALD), and the like, can also be used. The upper isolation structure 220 may be formed by chemical vapor deposition (CVD), high-density plasma CVD, spin-on, sputtering, or other suitable methods. In some embodiments, the upper isolation structure 220 may comprise silicon dioxide. In some other embodiments, the upper isolation structure 220 may comprise other dielectric materials such as carbon doped oxide dielectrics including Si, O, C and/or H (SiCOH or SiOC), a low-κ material, or organic materials (e.g., polymers). The planarization operation may comprise a chemical-mechanical process (CMP). As shown in the perspective view of FIG. 19A, the x-direction cross-sectional view of FIG. 19B, the y-direction cross-sectional view of FIG. **19**C in the gate region, in some embodiments, a replacement gate process is performed to form a gate structure 104. In some embodiments, the gate structure 104 is formed by firstly removing the sacrificial gate dielectric layer 162 and the sacrificial gate electrode layer 164, thereby exposing the first and second semiconductor layers 152, 154 (see FIG. 18B). The upper isolation structure 220 protects the first and second source/drain epitaxial structures 106, 108 during the removal of the sacrificial gate dielectric layer 162 and the sacrificial gate electrode layer 164. The sacrificial gate electrode layer 164 can be removed using plasma dry etching and/or wet etch-

#### 13

ing. When the sacrificial gate electrode layer 164 is polysilicon and the upper isolation structure 220 is silicon oxide, a wet etchant such as a TMAH solution can be used to selectively remove the sacrificial gate electrode layer 164. The sacrificial gate electrode layer 164 can be removed 5 using plasma dry etching and/or wet etching. Subsequently, the sacrificial gate dielectric layer 162 is removed as well. As such, the first and second semiconductor layers 152, 154 are exposed.

The second semiconductor layers 154 and the cladding 10 semiconductor layer 161 (see FIG. 14C) are then removed or etched using an etchant that can selectively etch the second semiconductor layers 154 and the cladding semiconductor layer 161 at a faster etching rate than etching the first semiconductor layers 152. The inner spacers 128 protect the 15 first and second source/drain epitaxial structures 106, 108 from the etchant used in etching the second semiconductor layers 154 and the cladding semiconductor layer 161 since the inner spacers 128 is made of a material that has etching selectivity to that of the second semiconductor layers 154 20 and the cladding semiconductor layer 161. A gate structure **104** is then formed and/or filled between the gate spacers 134 and the inner spacers 128. That is, the gate structure **104** encircles (or surrounds or wraps) the first semiconductor layers 152, in which the first semiconductor 25 layers 152 are referred to as channels of the semiconductor transistor device. The gate spacers 134 are disposed on opposite sides of the gate structure 104. The gate structure 104 comprises a gate dielectric layer 232 and a gate electrode 230. The gate electrode 230 includes one or more work 30 function metal layer (s) and a filling metal. The gate dielectric layer 232 may be conformally formed. That is, the gate dielectric layer 232 is in contact with the lower isolation structure 160 and the first semiconductor layers 152 (See FIG. **19**C). In some embodiments, the gate dielectric layer 35 **232** includes a high- $\kappa$  material ( $\kappa$  is greater than 7) such as hafnium oxide (HfO₂), zirconium oxide (ZrO₂), lanthanum oxide  $(La_2O_3)$ , hafnium aluminum oxide  $(HfAlO_2)$ , hafnium silicon oxide (HfSiO₂), aluminum oxide (Al₂O₃), or other suitable materials. In some embodiments, the gate dielectric 40 layer 232 may be formed by performing an ALD process or other suitable process. The work function metal layer of the gate electrode 230 is formed on the gate dielectric layer 232, and the work function metal layer surrounds the first semiconductor layers 45 **152** in some embodiments. The work function metal layer may include materials such as titanium nitride (TiN), tantalum (TaN), titanium aluminum silicon (TiAlSi), titanium silicon nitride (TiSiN), titanium aluminum (TiAl), tantalum aluminum (TaAl), or other suitable materials. In some 50 embodiments, the work function metal layer may be formed by performing an ALD process or other suitable process. The filling metal of the gate electrode 230 fills the remained space between the gate spacers 134 and between the inner spacers 128. That is, the work function metal layer(s) is in 55 contact with and between the gate dielectric layer 232 and the filling metal. The filling metal may include material such as tungsten or aluminum. After the deposition of the gate dielectric layer 232 and the gate electrode 230, a planarization process, such as a CMP process, may be then performed 60 to remove excess portions of the gate dielectric layer 232 and the gate electrode 230 to form the gate structure 104. In some embodiments, an interfacial layer (not shown) is optionally formed prior to forming the gate structure 104 to surround exposed surfaces of the first semiconductor layers 65 152 and exposed surfaces of the semiconductor substrate layer 146 (See FIG. 19B, FIG. 19C). In various embodi-

#### 14

ments, the interfacial layer may include a dielectric material such as silicon oxide  $(SiO_2)$  or silicon oxynitride (SiON), and may be formed by chemical oxidation, thermal oxidation, atomic layer deposition (ALD), chemical vapor deposition (CVD), and/or other suitable methods.

As shown in the perspective view of FIG. 20, in some embodiments, a front-side interconnect structure 114 is formed over the gate structure 104 and the first and second source/drain epitaxial structures 106, 108 (see FIG. 22B). The front-side interconnect structure **114** may comprise a plurality of front-side metal layers 116 disposed within and surrounded by a front-side interlayer dielectric layer 112. The front-side interconnect structure **114** electrically connects various features or structures (e.g., a gate contact 110 and/or other contacts) of the semiconductor transistor device. The front-side metal layers **116** includes vertical interconnects, such as vias or contacts, and horizontal interconnects, such as metal lines. The various interconnection features may implement various conductive materials including copper, tungsten and silicide. In some examples, a damascene process is used to form copper multilayer interconnection structure. Subsequently, a carrier substrate 240 is formed above the front-side interconnect structure **114**. For example, the carrier substrate 240 is bond to the front-side interconnect structure 114. In some embodiments, carrier substrate 240 is sapphire. In some other embodiments, the carrier substrate 240 is silicon, a thermoplastic polymer, oxide, carbide, or other suitable material. As shown in the perspective view of FIG. 21, in some embodiments, the workpiece is "flipped" upside down and thinned to expose the first sacrificial source/drain contact 180 and the semiconductor substrate layer 146 from a back-side. The bulk substrate 142, the insulator substrate layer 144, and at least an upper portion of the lower isolation structure 160 are removed. The bulk substrate 142, the insulator substrate layer 144, and the lower isolation structure 160 may be removed in a plurality of process operations, for example, firstly removing the bulk substrate 142 followed by removal of the insulator substrate layer 144 and the lower isolation structure 160. In some embodiments, the removal processes include removal of the bulk substrate 142, the insulator substrate layer 144, and the lower isolation structure 160 using, for example, CMP, and/or TMAH etching. As shown in the perspective view of FIG. 22A, the x-direction cross-sectional view of FIG. 22B, and the y-direction cross-sectional view of FIG. 22C in the first source/ drain region, in some embodiments, the first sacrificial source/drain contact 180 is removed, and the underlying first source/drain epitaxial structure 106 is recessed from the back-side thereof to form a back-side source/drain contact trench 234 recessed into an upper portion of the first source/drain epitaxial structure 106. The first source/drain epitaxial structure 106 can be recessed or etched using an etchant that can selectively etch the first source/drain epitaxial structure 106 at a faster etching rate than etching surrounding dielectric materials. In some embodiments, the etching process is isotropic or includes an isotropic etching process, and a bottom surface 106b of the first source/drain epitaxial structure 106 may be recessed as a convex shape both along the x-direction (see FIG. 22B) and along the y-direction (see FIG. 22C) reaching a location vertically deeper than a bottom surface 104*b* of the gate structure 104 (see FIG. 22B). The airgaps 192 may be exposed. In some alternative embodiments, the etching process comprises an anisotropic etch such as a vertical etch or a combination of anisotropic etch and isotropic etch, and the first source/drain

#### 15

epitaxial structure 106 may be vertically or slantly recessed and a remaining upper sidewall of the first source/drain epitaxial structure 106 separates the airgaps 192 from the formed recess (see FIG. 3B). In some embodiments, the bottom surface 106*b* of the first source/drain epitaxial structure 106 is vertically about 10 nm to 20 nm deeper than the bottom surface 104*b* of the gate structure 104.

As shown in the perspective view of FIG. 23A, the x-direction cross-sectional view of FIG. 23B, and the y-direction cross-sectional view of FIG. 23C in the first source/ drain region, in some embodiments, an opening of the back-side source/drain contact trench 234 is enlarged and rounded (now labeled as 234') for better filling in subsequent processing steps. In some embodiments, the semiconductor substrate layer 146 and the lower isolation structure 160 are 15 etched from top with a protective coating layer 235 covering a lower portion of the back-side source/drain contact trench **234**. In some embodiments, the protective coating layer **235** is made of a bottom anti-reflective coating (BARC) material such as an organic material and is formed in the back-side 20 source/drain contact trench 234 by spin-on or other filling techniques. An etch-back process is then performed to remove the protective coating layer 235 from an upper portion of the back-side source/drain contact trench 234, such that the upper portion can be enlarged. From top view, 25 the enlarged back-side source/drain contact trench 234' may have varies shapes, such as rectangular, square shape, circle, or other applicable shapes. In some embodiments, a top lateral dimension Li of the enlarged back-side source/drain contact trench 234' may be as much as 30 nm greater than 30 a lower lateral dimension Li of the enlarged back-side source/drain contact trench 234'. As shown in the perspective view of FIG. 24A, the x-direction cross-sectional view of FIG. 24B, and the y-direction cross-sectional view of FIG. 24C in the first source/ 35 drain region, in some embodiments, a second sacrificial source/drain contact 236 is filled in the enlarged back-side source/drain contact trench 234'. In some embodiments, the second sacrificial source/drain contact 236 is formed by depositing a dielectric material such as silicon nitride in the 40 back-side source/drain contact trench 234 followed by a planarization process to remove excessive portions, such that the second sacrificial source/drain contact 236 may be coplanar with the lower isolation structure 160 and the semiconductor substrate layer 146. A first dielectric liner 118 45 may be formed between the enlarged back-side source/drain contact trench 234' and the second sacrificial source/drain contact 236 prior to forming the second sacrificial source/ drain contact 236. The first dielectric liner 118 may act as a diffusion barrier protecting later formed source/drain contact 50 from diffusion. The first dielectric liner **118** also protects the inner spacers 128 and the channel structure 102 during subsequent removal of the second sacrificial source/drain contact 236 and other cleaning processes. As an example, the first dielectric liner 118 may have a thickness less than 55 ness less than about 5 nm. about 5 nm.

#### 16

recessed by an isotropic etch or a combination of isotropic and anisotropic etch. A bottom surface 108b of the second source/drain epitaxial structure 108 may be recessed as a convex shape both along the x-direction (see FIG. 25B) and along the y-direction (see FIG. 25D) reaching a location vertically deeper than the bottom surface 104b of the gate structure 104. The airgaps 192 may be exposed. In some alternative embodiments, the etching process comprises an anisotropic etch such as a vertical etch or a combination of anisotropic etch and isotropic etch, and the second source/ drain epitaxial structure 108 may be vertically or slantly recessed and a remaining upper sidewall of the second source/drain epitaxial structure 108 separates the airgaps 192 from the formed recess (see FIG. 4B). In some embodiments, the bottom surface 108b of the second source/drain epitaxial structure 108 is vertically about 10 nm to 20 nm deeper than the bottom surface 104b of the gate structure **104**. As shown in the perspective view of FIG. 26A, the x-direction cross-sectional view of FIG. 26B, the y-direction cross-sectional view of FIG. 26C in the gate region, and the y-direction cross-sectional view of FIG. 26D in the second source/drain region, in some embodiments, a second dielectric liner 127 and a back-side dielectric cap 126 are formed in the back-side capping trenches 238 (see FIG. 25A). The second dielectric liner 127 and the back-side dielectric cap 126 may be formed directly above the second source/drain epitaxial structure 108 and the gate structure 104. The second dielectric liner 127 protects the second source/drain epitaxial structure 108 from oxidation, and also prevents metal gate threshold shift during subsequent manufacturing processes. The second dielectric liner **127** may be formed by for example, a conformal deposition process to deposit a dielectric material in the back-side capping trenches 238, and the back-side dielectric cap 126 may be formed by for example, a deposition process to deposit a dielectric material on the second dielectric liner 127, followed by a CMP process to remove excess dielectric materials outside the back-side capping trenches 238. In some embodiments, the second dielectric liner 127 and the back-side dielectric cap **126** comprise dielectric materials different from the second sacrificial source/drain contact 236. As an example, the second dielectric liner 127 may be made of low-κ material ( $\kappa$ <7) such as SiO₂, Si₃N₄, silicon carbonitride (SiCN), silicon oxycarbide (SiOC), silicon oxycarbonitride (SiOCN), and the like or high- $\kappa$  material ( $\kappa$ >7) such as HfO₂, ZrO₂, ZrAlOx, HfAlOx, HfSiOx, AlOx, and the like. In some embodiments, the back-side dielectric cap **126** have a convex top surface 126s contacting the second source/ drain epitaxial structure 108. As an example, the back-side dielectric cap **126** may be formed with a thickness T of about 40 nm from the bottom surface 108b to a top surface of the back-side dielectric cap 126 after the CMP process. As an example, the second dielectric liner 127 may have a thick-

As shown in the perspective view of FIG. 25A, the

As shown in the perspective view of FIG. 27A, the x-direction cross-sectional view of FIG. 27B, and the y-direction cross-sectional view of FIG. 27C in the first source/drain region, in some embodiments, the second sacrificial source/drain contact 236 (see FIG. 26A) is removed. A low temperature epitaxial layer 119 may be formed on the recessed bottom surface 106*b* of the first source/drain epitaxial structure 106 in the enlarged back-side source/drain contact trench 234'. The low temperature epitaxial layer 119 is formed with a doping concentration greater than that of the first source/drain epitaxial structure 106, such that a better metal alloy layer can be formed subsequently to gain

x-direction cross-sectional view of FIG. 25B, and the y-direction cross-sectional view of FIG. 25C in the second source/drain region, in some embodiments, the semiconduc- 60 tor substrate layer 146 is removed to form a back-side capping trenches 238 above the second source/drain epitaxial structure 108 and the gate structure 104. The underlying second source/drain epitaxial structure 108 and the gate structure 104 may be exposed. In some embodiments, 65 the semiconductor substrate layer 146 is removed first and then the second source/drain epitaxial structure 108 is

#### 17

performance. As an example, the low temperature epitaxial layer 119 may be formed with a thickness of about 5 nm. As shown in the perspective view of FIG. 28A, the x-direction cross-sectional view of FIG. 28B, and the y-direction cross-sectional view of FIG. 28C in the first source/ 5 drain region, in some embodiments, a back-side source/drain contact 120 is formed on the low temperature epitaxial layer 119 in the enlarged back-side source/drain contact trench 234'. The back-side source/drain contact 120 may have sidewalls contacting inner sidewalls of the first dielectric 10 liner 118. In some embodiments, prior to forming the back-side source/drain contact 120, a metal alloy layer 121 may be formed on the low temperature epitaxial layer 119 or the first source/drain epitaxial structure 106 if the low temperature epitaxial layer 119 was not formed. The metal 15 tures are formed on opposite sides of the recessed fin alloy layer 121 may be a silicide layers formed by a self-aligned salicide process. The metal alloy layer **121** may include a material selected from titanium silicide, cobalt silicide, nickel silicide, platinum silicide, nickel platinum silicide, erbium silicide, palladium silicide, combinations 20 thereof, or other suitable materials. In some embodiments, the metal alloy layer 121 may include germanium. In some embodiments, the back-side source/drain contact 120 may be made of metal, such as W, Co, Ru, Al, Cu, or other suitable materials. As an example, the metal alloy layer **121** 25 may be formed with a thickness of about 5 nm. After the deposition of the back-side source/drain contact 120, a planarization process, such as a chemical mechanical planarization (CMP) process, may be then performed. As shown in the perspective view of FIG. **29**A and the 30 x-direction cross-sectional view of FIG. 29B, in some embodiments, a back-side power rail **122** and a back-side interconnect structure 124 are formed to be electrically coupled to the back-side source/drain contact 120. The back-side interconnect structure 124 may comprise a plu- 35 epitaxial structure is recessed. FIGS. 25A-25D illustrate the rality of back-side metal lines 216 and metal vias 218 disposed within and surrounded by a back-side interlayer dielectric layer 212. The back-side interconnect structure 124 electrically connects various features or structures of the semiconductor transistor device. For example, the back-side 40 interconnect structure 124 may be disposed on a back-side power rail 122 that connects external circuits to the backside source/drain contact 120. FIG. 30 illustrates a flow diagram of some embodiments of a method 3000 of forming an integrated chip having 45 multiple transistor devices with a high device density due to air spacer structures and high-κ dielectric spacer structures. While method **3000** is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be 50 interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the 55 description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. At act 3002, a plurality of fin structures of stacked first and second semiconductor layers are formed on a substrate. 60 An isolation structure is formed between the fin structures (see, e.g., FIGS. 6-12). FIGS. 6-12 illustrate the perspective views of some embodiments corresponding to act 3002. At act 3004, a plurality of dummy gate structures is formed overlying the fin structures. FIG. 13 illustrates the 65 perspective view of some embodiments corresponding to act **3004**.

#### 18

At act **3006**, portions of the fin structures not covered by the dummy gate structures are etched and removed from opposite sides of dummy gate structure. The second semiconductor layers are horizontal recessed from the first semiconductor layers. FIGS. 14A-14C illustrate the various views of some embodiments corresponding to act 3006.

At act 3008, inner spacers are formed on opposite endings of second semiconductor layers. FIGS. 15A-15B illustrate the various views of some embodiments corresponding to act 3008.

At act 3010, a first dummy backside contact is formed in the substrate. FIGS. 16A-16C illustrate the various views of some embodiments corresponding to act 3010.

At act 3012, first and second source/drain epitaxial strucstructure. FIGS. 17A-17D illustrate the various views of some embodiments corresponding to act 3012. At act 3014, the second semiconductor layers are replaced with a metal gate structure. Then, a gate contact and a front-side interconnect structure are formed. FIGS. 18A-20 illustrate the various views of some embodiments corresponding to act 3014. At act 3016, a contact trench is formed, and a bottom surface of first source/drain epitaxial structure is recessed. FIGS. 21-22C illustrate the various views of some embodiments corresponding to act 3016. At act 3018, an opening at top of the contact trench is enlarged. FIGS. 23A-23C illustrate the various views of some embodiments corresponding to act 3018. At act **3020**, a second dummy backside contact is formed reaching on the recessed bottom surface of the first source/ drain epitaxial structure. FIGS. 24A-24C illustrate the various views of some embodiments corresponding to act 3020. At act 3022, a bottom surface of second source/drain

various views of some embodiments corresponding to act **3022**.

At act 3024, a back-side dielectric cap is formed on the bottom surface of the second source/drain epitaxial structure. FIGS. 26A-26D illustrate the various views of some embodiments corresponding to act 3024.

At act 3026, a low temperature epitaxial layer on bottom surface of first source/drain epitaxial structure. FIGS. 27A-27C illustrate the various views of some embodiments corresponding to act **3026**.

At act 3028, a back-side source/drain contact is formed reaching on bottom surface of first source/drain epitaxial structure FIGS. 28A-28C illustrate the various views of some embodiments corresponding to act 3028.

At act 3030, a back-side power rail and a backside interconnect structure are formed. FIGS. **29**A-**29**B illustrate the various views of some embodiments corresponding to act 3030.

Accordingly, in some embodiments, the present disclosure relates to a semiconductor transistor device. The semiconductor transistor device comprises a channel structure and a gate structure wrapping around the channel structure. The semiconductor transistor device further comprises a first source/drain epitaxial structure and a second source/drain epitaxial structure disposed on opposite endings of the channel structure and a back-side source/drain contact disposed under the first source/drain epitaxial structure. The second source/drain epitaxial structure has a concave bottom surface.

In other embodiments, the present disclosure relates to a semiconductor transistor device. The semiconductor transistor device comprises a channel structure and a gate structure

50

#### 19

wrapping around the channel structure. The semiconductor transistor device further comprises a first source/drain epitaxial structure and a second source/drain epitaxial structure disposed on opposite endings of the channel structure and a back-side source/drain contact disposed under and contacting the first source/drain epitaxial structure. The semiconductor transistor device further comprises a gate contact disposed on the gate structure and a back-side dielectric cap disposed under and contacting the second source/drain epitaxial structure. The second source/drain epitaxial structure.

In yet other embodiments, the present disclosure relates to

#### 20

**3**. The semiconductor transistor device of claim **1**, further comprising a back-side dielectric cap disposed under the second source/drain epitaxial structure and extended under the gate structure.

4. The semiconductor transistor device of claim 3, further comprising a second dielectric liner disposed between the first dielectric liner and the back-side dielectric cap and extended along and in direct contact with the concave bottom surface of the second source/drain epitaxial structure and a bottom surface of the gate structure.

5. The semiconductor transistor device of claim 3, further comprising a middle isolation structure surrounding the gate structure, the first source/drain epitaxial structure, and the second source/drain epitaxial structure.

a method of manufacturing a semiconductor transistor device. The method comprises forming a fin structure over 15 a substrate by alternately stacking first semiconductor layers and second semiconductor layers and forming a dummy gate structure over the fin structure. The method further comprises removing a portion of the fin structure uncovered by the dummy gate structure and forming inner spacers on 20 opposite sides of remaining portions of the first semiconductor layers. The method further comprises forming a first source/drain epitaxial structure and a second source/drain epitaxial structure on opposite endings of the fin structure. The method further comprises replacing the dummy gate 25 structure and the first semiconductor layers with a metal gate structure. The method further comprises removing the substrate and forming a back-side capping trench to expose a bottom surfaces of the metal gate structure and a bottom surface of the second source/drain epitaxial structure and 30 performing an isotropic etch to recess the bottom surface of the second source/drain epitaxial structure to have a concave shape. The method further comprises forming a back-side dielectric cap in the back-side capping trench and forming a back-side source/drain contact under and contacting the first 35

6. The semiconductor transistor device of claim 5, further comprising a lower isolation structure disposed under the middle isolation structure and surrounding the back-side dielectric cap.

7. The semiconductor transistor device of claim 1, wherein the channel structure comprises a stack of semiconductor nanowires.

**8**. The semiconductor transistor device of claim 1, further comprises:

- a front-side interconnect structure disposed over the gate structure and electrically connected to the gate structure through a gate contact; and
- a back-side interconnect structure disposed under the first source/drain epitaxial structure and electrically connected to the first source/drain epitaxial structure through the back-side source/drain contact.

**9**. The semiconductor transistor device of claim **1**, further comprising an inner spacer separating with the gate structure from the first source/drain epitaxial structure and the second source/drain epitaxial structure.

10. The semiconductor transistor device of claim 1,

source/drain epitaxial structure.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present 40 disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the 45 spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

What is claimed is:

- 1. A semiconductor transistor device, comprising: a channel structure;
- a gate structure wrapping around the channel structure;
- a first source/drain epitaxial structure and a second 55 source/drain epitaxial structure disposed on opposite endings of the channel structure, the second source/

wherein the first dielectric liner directly contacts the sidewall of the back-side source/drain contact.

**11**. A semiconductor transistor device, comprising: a channel structure;

a gate structure wrapping around the channel structure;
a first source/drain epitaxial structure and a second source/drain epitaxial structure disposed on opposite endings of the channel structure, the second source/drain epitaxial structure having a bottom surface locating higher than a bottom surface of the gate structure;
a gate contact disposed on the gate structure; and
a back-side source/drain contact disposed under and contacting the first source/drain epitaxial structure; and
a back-side dielectric cap disposed under and extended along the second source/drain epitaxial structure;
wherein the back-side dielectric cap laterally extends under and contacting the gate structure.

12. The semiconductor transistor device of claim 11, wherein the bottom surface of the second source/drain epitaxial structure has a concave shape along a first direction from the first source/drain epitaxial structure to the second source/drain epitaxial structure and along a second direction perpendicular to the first direction.

drain epitaxial structure having a concave bottom surface; and

a back-side source/drain contact disposed under the first 60 source/drain epitaxial structure; and
a first dielectric liner disposed along a sidewall of the back-side source/drain contact.

2. The semiconductor transistor device of claim 1, wherein the first source/drain epitaxial structure has a con- 65 cave bottom surface contacting the back-side source/drain contact.

13. The semiconductor transistor device of claim 11, wherein the back-side source/drain contact has a top surface locating higher than the bottom surface of the gate structure.
14. The semiconductor transistor device of claim 11, further comprising:

a first dielectric liner disposed between the back-side source/drain contact and the back-side dielectric cap.
15. The semiconductor transistor device of claim 11, wherein the gate structure comprises:

## 21

a gate electrode; and

a gate dielectric between the gate electrode and the channel structure.

16. The semiconductor transistor device of claim 11, wherein the channel structure comprises a stack of semi- $_5$  conductor nanowires.

17. The semiconductor transistor device of claim 11, further comprising an inner spacer separating with the gate structure from the first source/drain epitaxial structure and the second source/drain epitaxial structure.

**18**. The semiconductor transistor device of claim **11**, ¹⁰ wherein the back-side dielectric cap comprises  $SiO_2$ , SiN, SiCN, SiOCN,  $Al_2O_3$ , AION,  $ZrO_2$ ,  $HfO_2$ , or combinations thereof.

#### 22

20. A semiconductor transistor device, comprising:a channel structure comprising a plurality of semiconductor layers one stacked over another;

a metal gate structure disposed over the channel structure and separating the plurality of semiconductor layers;
inner spacers disposed on opposite sides of the plurality of semiconductor layers;

a first source/drain epitaxial structure and a second source/drain epitaxial structure disposed on opposite endings of the channel structure, the second source/ drain epitaxial structure having a recessed bottom surface with a concave shape;

a back-side source/drain contact disposed under and contacting the first source/drain epitaxial structure; and
a back-side dielectric cap disposed at a bottom surface of the metal gate structure and the recessed bottom surface of the second source/drain epitaxial structure.

**19**. The semiconductor transistor device of claim **14**, 15 further comprising:

a second dielectric liner disposed between the first dielectric liner and the back-side dielectric cap and extended along the second source/drain epitaxial structure and the gate structure.

* * * * *