

US011348730B2

(12) United States Patent Park et al.

(54) MULTILAYER CERAMIC CAPACITOR AND METHOD OF MANUFACTURING THE SAME

(71) Applicant: SAMSUNG

ELECTRO-MECHANICS CO., LTD.,

Suwon-si (KR)

(72) Inventors: Yong Park, Suwon-si (KR); Ji Hong

Jo, Suwon-si (KR); Ki Pyo Hong,

Suwon-si (KR)

(73) Assignee: SAMSUNG

ELECTRO-MECHANICS CO., LTD.,

Suwon-si (KR)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 17/034,557

(22) Filed: Sep. 28, 2020

(65) Prior Publication Data

US 2021/0012963 A1 Jan. 14, 2021

Related U.S. Application Data

(63) Continuation of application No. 16/171,101, filed on Oct. 25, 2018, now Pat. No. 10,916,377.

(30) Foreign Application Priority Data

Aug. 9, 2018 (KR) 10-2018-0092773

(51) **Int. Cl.**

H01G 4/224 (2006.01) H01G 4/30 (2006.01)

(Continued)

(10) Patent No.: US 11,348,730 B2

(45) Date of Patent:

*May 31, 2022

(52) **U.S. Cl.**

CPC *H01G 4/224* (2013.01); *H01G 4/0085* (2013.01): *H01G 4/012* (2013.01): *H01G*

(2013.01); *H01G 4/012* (2013.01); *H01G* 4/1227 (2013.01); *H01G 4/30* (2013.01);

H01G 4/232 (2013.01)

(58) Field of Classification Search

CPC H01G 4/30; H01G 4/224; H01G 4/012;

H01G 4/0085; H01G 4/1218; H01G

4/1227

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

8,867,190 B2 10/2014 Kim et al. 9,042,081 B2 5/2015 Kim (Continued)

FOREIGN PATENT DOCUMENTS

CN 103000371 A 3/2013 CN 104103423 A 10/2014 (Continued)

OTHER PUBLICATIONS

Non-Final Office Action dated Jun. 18, 2020 in U.S. Appl. No. 16/171,101.


(Continued)

Primary Examiner — David M Sinclair (74) Attorney, Agent, or Firm — Morgan, Lewis & Bockius LLP

(57) ABSTRACT

A multilayer ceramic capacitor includes: a ceramic body including dielectric layers and having first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other; a plurality of internal electrodes; and first and second side margin portions disposed on end portions of the internal electrodes exposed to the first and second surfaces,

(Continued)



US 11,348,730 B2

Page 2

wherein each of the first and second side margin portions is divided into a first region adjacent to an outer side surface of the side margin portion and a second region adjacent to the internal electrodes exposed to the first and second surfaces, and a content of magnesium (Mg) contained in the second region is higher than a content of magnesium (Mg) contained in the first region.

18 Claims, 9 Drawing Sheets

(51)	Int. Cl.	
	H01G 4/008	(2006.01)
	H01G 4/012	(2006.01)
	H01G 4/12	(2006.01)
	H01G 4/232	(2006.01)

(56) References Cited

U.S. PATENT DOCUMENTS

9,984,824 B2	5/2018	Tanaka et al.
10,083,796 B2	9/2018	Kato et al.
10,304,626 B2	5/2019	Ueda
10,381,156 B2	8/2019	Nishikawa
10,460,876 B2	10/2019	Ono
10,475,579 B2	11/2019	Sakate
10,614,955 B2	4/2020	Park
10,679,790 B2	6/2020	Park

10,916,377	B2 *	2/2021	Park H01G 4/012
2008/0304204		12/2008	Suzuki
2012/0234462	A 1	9/2012	Matsui
2012/0250221	$\mathbf{A}1$	10/2012	Yamashita
2013/0063862	$\mathbf{A}1$	3/2013	Kim
2014/0301012	$\mathbf{A}1$	10/2014	Kim
2015/0340155	$\mathbf{A}1$	11/2015	Fukunaga
2017/0018363	$\mathbf{A}1$	1/2017	Tanaka
2017/0169952	$\mathbf{A}1$	6/2017	Kato
2018/0261390	$\mathbf{A}1$	9/2018	Sakate
2018/0294097	$\mathbf{A}1$	10/2018	Ono
2020/0051739	$\mathbf{A}1$	2/2020	Park
2020/0051741	$\mathbf{A}1$	2/2020	Park
2021/0233709	A1*	7/2021	Park H01G 4/30

FOREIGN PATENT DOCUMENTS


CN	106356189 A	1/2017
CIV		
CN	106887333 A	6/2017
JP	2005-259772 A	9/2005
JP	2016-001721 A	1/2016
JP	2017-011172 A	1/2017
KR	10-2010-0136917 A	12/2010
KR	10-2012-0080657 A	7/2012


OTHER PUBLICATIONS

Non-Final Office Action dated Mar. 5, 2020 in U.S. Appl. No. 16/171,101.

Chinese Office Action dated Jan. 5, 2022, issued in corresponding Chinese Patent Application 201811579623.3.

^{*} cited by examiner








FIG. 3




FIG. 4




FIG. 5A

May 31, 2022




FIG. 58





FIG. 5C






FIG. 5E




FIG. 5F




FIG. 6

MULTILAYER CERAMIC CAPACITOR AND METHOD OF MANUFACTURING THE SAME

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application is a continuation of U.S. patent application Ser. No. 16/171,101, filed Oct. 25, 2018, which claims the benefit of priority to Korean Patent Application No. 10-2018-0092773 filed on Aug. 9, 2018, in the Korean Intellectual Property Office, the disclosures of both are incorporated herein by reference in their entirety.

TECHNICAL FIELD

The present disclosure relates to a multilayer ceramic ¹⁵ capacitor having improved reliability through adjusting a content of magnesium (Mg) contained in a side margin portion to control a length of an oxide layer of an internal electrode, and a method of manufacturing the same.

BACKGROUND

In general, electronic components using a ceramic material, such as capacitors, inductors, piezoelectric elements, varistors, thermistors, or the like, include a ceramic body formed of a ceramic material, internal electrodes formed in the ceramic body, and external electrodes disposed on a surface of the ceramic body to be connected to the internal electrodes.

Recently, as electronic products have been reduced in size and have had multifunctionality implemented therein, electronic components have also become compact and highly functional, and thus, a multilayer ceramic capacitor which is small but has a high capacitance has been demanded.

In order to allow a multilayer ceramic capacitor to have a small size and high capacitance, it is essential to signifi- 35 cantly increase an effective area of electrodes (to increase an effective volume fraction required to implement capacitance).

In order to implement the multilayer ceramic capacitor having a small size and high capacitance as described above, a method of significantly increasing an area of internal electrodes in a width direction through a margin-free design by allowing the internal electrodes to be exposed from a body in the width direction at the time of manufacturing the multilayer ceramic capacitor, and then separately attaching a side margin portion to an electrode exposed surface of a capacitor in the width direction before sintering the capacitor after manufacturing the capacitor has been applied.

However, in this method, a large number of voids may be formed at an interface between a ceramic body and the side margin portion at the time of forming the side margin ⁵⁰ portion, which may deteriorate reliability.

Further, an electric field may be concentrated due to the voids formed in the interface between the ceramic body and the side margin portion, and thus, a breakdown voltage (BDV) may be reduced.

In addition, a sintering density of an external portion may be deteriorated due to the voids, such that moisture resistance reliability may be deteriorated.

Therefore, research into a technology capable of preventing a decrease in breakdown voltage (BDV) and deteriora- 60 tion of moisture resistance reliability in a product having a micro size and high capacitance has been undertaken.

SUMMARY

An aspect of the present disclosure may provide a multilayer ceramic capacitor having improved reliability by

2

adjusting a content of magnesium (Mg) contained in a side margin portion to control a length of an oxide layer of an internal electrode, and a method of manufacturing the same.

According to an aspect of the present disclosure, a multilayer ceramic capacitor may include: a ceramic body including dielectric layers and having first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other; a plurality of internal electrodes disposed in the ceramic body, exposed to the first and second surfaces, and each having one end exposed to the third or fourth surface; and first and second side margin portions disposed on end portions of the internal electrodes exposed to the first and second surfaces, wherein each of the first and second side margin portions is divided into a first region adjacent to an outer side surface of the side margin portion and a second region adjacent to the internal electrodes exposed to the first and second surfaces, and a content of magnesium (Mg) 20 contained in the second region is higher than a content of magnesium (Mg) contained in the first region.

According to another aspect in the present disclosure, a method of manufacturing a multilayer ceramic capacitor may include: preparing a first ceramic green sheet on which a plurality of first internal electrode patterns are formed to have a predetermined interval therebetween and second ceramic green sheets on which a plurality of second internal electrode patterns are formed to have a predetermined interval therebetween; forming a ceramic green sheet laminate by stacking the first and second ceramic green sheets so that the first and second internal electrode patterns are alternated with each other; cutting the ceramic green sheet laminate so as to have side surfaces to which distal ends of the first and second internal electrode patterns are exposed in a width direction; forming first and second side margin portions on the side surfaces to which the distal ends of the first and second internal electrode patterns are exposed; and preparing a ceramic body including dielectric layers and first and second internal electrodes by sintering the cut laminate, wherein each of the first and second side margin portions is divided into a first region adjacent to an outer side surface of the side margin portion and a second region adjacent to the first and second internal electrodes, and a content of magnesium (Mg) contained in the second region is higher than a content of magnesium (Mg) contained in the first region.

BRIEF DESCRIPTION OF DRAWINGS

The above and other aspects, features, and advantages of the present disclosure will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a schematic perspective view illustrating a multilayer ceramic capacitor according to an exemplary embodiment in the present disclosure

FIG. 2 is a perspective view illustrating an exterior of a ceramic body of FIG. 1;

FIG. 3 is a perspective view of a ceramic green sheet laminate before sintering the ceramic body of FIG. 2;

FIG. 4 is a side view illustrating of the ceramic body in an A direction of FIG. 2;

FIGS. 5A through 5F are cross-sectional views and a perspective view schematically illustrating a method of manufacturing a multilayer ceramic capacitor according to another exemplary embodiment in the present disclosure; and

FIG. 6 is a graph illustrating results obtained by comparing breakdown voltages (BDVs) in Inventive Examples and Comparative Examples.

DETAILED DESCRIPTION

Hereinafter, exemplary embodiments of the present disclosure will now be described in detail with reference to the accompanying drawings. In the accompanying drawings, shapes, sizes, and the like, of components may be exagger- 10 ated or stylized for clarity.

The present disclosure may, however, be exemplified in many different forms and should not be construed as being limited to the specific embodiments set forth herein. Rather these embodiments are provided so that this disclosure will 15 be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.

The term "an exemplary embodiment" used herein does not refer to the same exemplary embodiment, and is provided to emphasize a particular feature or characteristic 20 different from that of another exemplary embodiment. However, exemplary embodiments provided herein are considered to be able to be implemented by being combined in whole or in part one with another. For example, one element described in a particular exemplary embodiment, even if it 25 is not described in another exemplary embodiment, may be understood as a description related to another exemplary embodiment, unless an opposite or contradictory description is provided therein.

The meaning of a "connection" of a component to another 30 component in the description includes an indirect connection through a third component as well as a direct connection between two components. In addition, "electrically connected" means the concept including a physical connection an element is referred to with "first" and "second", the element is not limited thereby. They may be used only for a purpose of distinguishing the element from the other elements, and may not limit the sequence or importance of the elements. In some cases, a first element may be referred to 40 as a second element without departing from the scope of the claims set forth herein. Similarly, a second element may also be referred to as a first element.

Herein, an upper portion, a lower portion, an upper side, a lower side, an upper surface, a lower surface, and the like, 45 are decided in the accompanying drawings. In addition, a vertical direction refers to the abovementioned upward and downward directions, and a horizontal direction refers to a direction perpendicular to the abovementioned upward and downward directions. In this case, a vertical cross section 50 refers to a case taken along a plane in the vertical direction, and an example thereof may be a cross-sectional view illustrated in the drawings. In addition, a horizontal cross section refers to a case taken along a plane in the horizontal direction, and an example thereof may be a plan view 55 illustrated in the drawings.

Terms used herein are used only in order to describe an exemplary embodiment rather than limiting the present disclosure. In this case, singular forms include plural forms unless interpreted otherwise in context.

FIG. 1 is a schematic perspective view illustrating a multilayer ceramic capacitor according to an exemplary embodiment in the present disclosure.

FIG. 2 is a perspective view illustrating an exterior of a ceramic body of FIG. 1.

FIG. 3 is a perspective view of a ceramic green sheet laminate before sintering the ceramic body of FIG. 2.

FIG. 4 is a side view illustrating of the ceramic body in an A direction of FIG. 2.

Referring to FIGS. 1 through 4, a multilayer ceramic capacitor 100 according to the present exemplary embodiment may include a ceramic body 110; a plurality of internal electrodes 121 and 122 formed in the ceramic body 110; and external electrodes 131 and 132 formed on an outer surface of the ceramic body 110.

The ceramic body 110 may have first and second surfaces and 2 opposing each other, third and fourth surfaces 3 and 4 connecting the first and second surfaces to each other, and fifth and sixth surfaces 5 and 6 corresponding to upper and lower surfaces, respectively.

The first and second surfaces 1 and 2 may be defined as surfaces of the ceramic body 110 opposing each other in a width direction, the third and fourth surfaces 3 and 4 may be defined as surfaces of the ceramic body 110 opposing each other in a length direction, and the fifth and sixth surfaces 5 and 6 may be defined as surfaces of the ceramic body 110 opposing each other in a thickness direction.

A shape of the ceramic body 110 is not particularly limited, but may be a rectangular parallelepiped shape as illustrated.

One of the ends of the plurality of internal electrodes 121 and 122 formed in the ceramic body 110 may be alternately exposed respectively to the third and fourth surface 3 and 4 of the ceramic body. In other words, one end of the first internal electrode 121 may be exposed to the third surface 3 and one end of the second internal electrode 122 may be exposed to the fourth surface 4. The other ends of the first and second internal electrodes 121 and 122 may be formed to be spaced apart from the third or fourth surface 3 or 4 by a predetermined interval.

The internal electrodes **121** and **122** may be formed as a and a physical disconnection. It can be understood that when 35 pair of first and second internal electrodes 121 and 122 having different polarities from each other.

> The first and second external electrodes **131** and **132** may be formed on the third and fourth surfaces 3 and 4 of the ceramic body to be electrically connected to the internal electrodes.

> The multilayer ceramic capacitor 100 according to the exemplary embodiment in the present disclosure may include the plurality of internal electrodes 121 and 122 disposed in the ceramic body 110, exposed to the first and second surfaces 1 and 2, and each having one end exposed to the third or fourth surface 3 or 4, and first and second side margin portions 112 and 113 disposed on end portions of the first and second internal electrodes 121 and 122 exposed to the first and second surfaces 1 and 2, respectively.

The plurality of internal electrodes 121 and 122 may be formed in the ceramic body 110, a distal end of each of the plurality of internal electrodes 121 and 122 may be exposed to the first and second surfaces 1 and 2, the surfaces of the ceramic body 110 in the width direction, and the first and second side margin portions 112 and 113 may be disposed on the exposed end portions, respectively.

An average width of the first and second side margin portions 112 and 113 may be 2 μ m or more to 10 μ m or less.

According to the exemplary embodiment in the present disclosure, the ceramic body 110 may include a laminate in which a plurality of dielectric layers 111 are stacked and the first and second side margin portions 112 and 113 disposed on both side surfaces of the laminate.

The plurality of dielectric layers **111** may be in a sintered 65 state and adjacent dielectric layers may be integrated with each other so that boundaries therebetween are not readily apparent.

A length of the ceramic body 110 may correspond to a distance from the third surface 3 of the ceramic body to the fourth surface 4 thereof.

A length of the dielectric layer 111 may correspond to the distance between the third and fourth surfaces 3 and 4 of the ceramic body.

According to the exemplary embodiment in the present disclosure, the length of the ceramic body may be 400 to $1400\,\mu m$, but is not limited thereto. In more detail, the length of the ceramic body may be 400 to 800 μm or 600 to 1400 μm .

The internal electrodes 121 and 122 may be formed on the dielectric layers 111 and be formed in the ceramic body with each of the dielectric layers interposed therebetween by sintering.

Referring to FIG. 3, the first internal electrode 121 may be formed on the dielectric layer 111. The first internal electrode 121 may not be entirely formed in a length direction of the dielectric layer. That is, one end of the first internal electrode 121 may be formed to have a predetermined 20 interval from the fourth surface 4 of the ceramic body, and the other end of the first internal electrode 121 may be formed up to the third surface 3 of the ceramic body to be exposed to the third surface 3 of the ceramic body.

An end portion of the first internal electrode exposed to 25 the third surface 3 of the ceramic body may be connected to the first external electrode 131.

Differently from the first internal electrode, one end of the second internal electrode 122 may be formed to have a predetermined interval from the third surface 3, and the other end of the second internal electrode 122 may be the second external electrode 132.

The first internal electrode, one end of the second second second internal electrode and 122 in second second second interval from the third surface 3, and the other end of the second internal electrode 122 may be the first internal electrode and 122 in second second second internal electrode and 122 in second second second interval from the third surface 3, and the other end of the second internal electrode 122 may be formed to have a second second second interval from the third surface 3, and the other end of the second internal electrode 122 may be formed to have a second second second interval from the third surface 3 may be formed to have a second second interval from the third surface 3 may be formed to have a second second interval from the third surface 3 may be formed to have a second second interval from the second interval electrode 122 may be a second second interval from the second interval electrode 122 may be a second second interval from the second interval electrode 122 may be a second second electrode 122 may be a second second electrode 122 may be a second e

In order to implement a high-capacitance multilayer ceramic capacitor, the number of stacked internal electrode 35 layers may be 400 or more, but is not necessarily limited thereto.

The dielectric layer 111 may have the same width as that of the first internal electrode 121. That is, the first internal electrode 121 may be entirely formed on the dielectric layer 40 111 in a width direction of the dielectric layer 111.

According to the exemplary embodiment in the present disclosure, the width of the dielectric layer and the width of the internal electrode may be 100 to 900 μm , but are not limited thereto. In more detail, the width of the dielectric 45 layer and the width of the internal electrode may be 100 to 500 μm or 100 to 900 μm .

As the ceramic body becomes miniaturized, a width of the side margin portion may have an influence on electrical characteristics of the multilayer ceramic capacitor. According to the exemplary embodiment in the present disclosure, the side margin portion may be formed to have a width of 10 µm or less, thereby improving characteristics of a miniaturized multilayer ceramic capacitor.

That is, as the side margin portion may be formed to have 55 a width of 10 µm or less, an area of an overlapping region between the internal electrodes forming capacitance may be secured as much as possible, such that a multilayer ceramic capacitor having high capacitance and a small size may be implemented. In some embodiments, the side margin portions are formed by forming a coating on the respective side surfaces of the ceramic body. In such embodiments, the thickness of the coating forms the width of the side margin portions. In other embodiments, the side margin portions are formed by adhering a ceramic sheet to the side surfaces of 65 the ceramic body. In such embodiments, the thickness of the ceramic sheet forms the width of the side margin portions.

6

The ceramic body 110 as described above may include an active portion as a portion contributing to forming capacitance of the capacitor and upper and lower cover portions formed on upper and lower surfaces of the active portion, respectively, as upper and lower margin portions.

The active portion may be formed by repeatedly stacking the plurality of first and second internal electrodes 121 and 122 with each of the dielectric layers 111 interposed therebetween.

The upper and lower cover portions may have the same material and configuration as those of the dielectric layer 111 except that the internal electrodes are not included therein.

That is, the upper and lower cover portions may contain a ceramic material, for example, a barium titanate (BaTiO3) based ceramic material.

Each of the upper and lower cover portions may have a thickness or height of 20 μm or less, but is not necessarily limited thereto.

In the exemplary embodiment in the present disclosure, the internal electrode and the dielectric layer may be formed by being simultaneously cut, such that the width of the internal electrode may be equal to that of the dielectric layer. A more detailed description thereof will be described below.

In the present exemplary embodiment, the dielectric layer may be formed to have the same width as that of the internal electrode, such that the ends of the internal electrodes 121 and 122 in a width direction may be exposed to the first and second surfaces of the ceramic body 110 in the width direction.

The first and second side margin portions 112 and 113 may be formed on both side surfaces of the ceramic body 110 in the width direction, to which the ends of the internal electrodes 121 and 122 in the width direction are exposed. [0057] The thickness of the first and second side margin portions 112 and 113 may be 10 µm or less. The smaller the width of the first and second side margin portions 112 and 113, the wider the area of the overlapping region between the internal electrodes formed in the ceramic body.

The width of the first and second side margin portions 112 and 113 is not limited as long as short-circuit of the internal electrodes exposed to the side surface of the ceramic body 110 may be prevented. For example, the width of the first and second side margin portions 112 and 113 may be 2 μ m or more.

When the width of the first and second side margin portions is less than 2 μ m, mechanical strength against external impact may be deteriorated, and when the width of the first and second side margin portions is more than 10 μ m, the area of the overlapping region between the internal electrodes may be relatively decreased, such that it may be difficult to secure high capacitance of the multilayer ceramic capacitor.

In order to significantly increase capacitance of a multilayer ceramic capacitor, a method of thinning the dielectric layer, a method of highly stacking thinned dielectric layers, a method of increasing a coverage of the internal electrode, and the like, have been considered.

Further, a method of increasing an area of an overlapping region between internal electrodes forming capacitance has been considered.

In order to increase the area of the overlapping region between the internal electrodes, there is a need to significantly decrease a region of a margin portion in which the internal electrode is not formed.

In particular, as the multilayer ceramic capacitor becomes miniaturized, the region of the margin portion needs to be

significantly decreased in order to increase the overlapping region between the internal electrodes.

According to the present exemplary embodiment, the internal electrode may be formed on the entire dielectric layer in the width direction and the width of the side margin portion may be set to be 10 µm or less, such that the area of the overlapping region between the internal electrodes may become wide.

Generally, as the dielectric layer is highly stacked, thicknesses of the dielectric layer and the internal electrode may be decreased. Therefore, the phenomenon that the internal electrodes are short-circuited may frequently occur. In addition, when the internal electrode is formed only on a portion of the dielectric layer, an accelerated lifespan of insulating resistance or reliability may be deteriorated due to a step by the internal electrode.

However, according to the present exemplary embodiment, even though thin internal electrodes and thin dielectric layers are formed, since the internal electrode is entirely 20 formed on the dielectric layer in the width direction, the area of the overlapping region between the internal electrodes may be increased, thereby increasing the capacitance of the multilayer ceramic capacitor.

In addition, an accelerated lifespan of insulating resistance may be improved by decreasing the step by the internal electrode, such that a multilayer ceramic capacitor having excellent capacitance characteristics and reliability may be provided.

According to the exemplary embodiment in the present disclosure, the first and second side margin portions 112 and 113 may be divided into first regions 112a and 113a adjacent to outer side surfaces of the side margin portions 112 and 113 and second regions 112b and 113b adjacent to the first and second internal electrodes 121 and 122 exposed to 10 35 the first and second surfaces 1 and 2 of the ceramic body 110, respectively, and a content of magnesium (Mg) contained in the second regions 112b and 113b may be larger than a content of magnesium (Mg) contained in the first region 112a and 113a.

A breakdown voltage (BDV) may be increased and reliability may be improved by dividing the first and second side margin portions 112 and 113 disposed on the side surfaces of the ceramic body 110 into two regions having different compositions, respectively and adjusting the content of 45 magnesium (Mg) contained in the second regions 112b and 113b to be larger than that in the first region 112a and 113a.

In detail, a length of oxide layers of the ends of the internal electrodes exposed to the side surfaces of the ceramic body in the width direction may be controlled by 50 adjusting the content of magnesium (Mg) contained in the second regions 112b and 113b of the side margin portions adjacent to the internal electrodes 121 and 122 exposed to the first and second surfaces 1 and 2 of the ceramic body, and thus, the breakdown voltage (BDV) may be increased and 55 moisture resistance reliability may be improved.

However, a large number of voids may be formed in an interface between a ceramic body and a side margin portion at the time of forming the side margin portion, which may deteriorate reliability.

Further, an electric field may be concentrated due to the voids formed in the interface between the ceramic body and the side margin portion, and thus, a breakdown voltage (BDV) may be decreased.

In addition, a sintering density of an external portion may 65 be deteriorated due to the voids, such that moisture resistance reliability may be deteriorated.

8

According to the exemplary embodiment in the present disclosure, an oxide layer may be formed in a void formed in an interface between the ceramic body and the side margin portion by adjusting the content of magnesium (Mg) contained in the second regions 112b and 113b of the side margin portions adjacent to the internal electrodes 121 and 122 exposed to the first and second surfaces 1 and 2 of the ceramic body 110.

As described above, in a case of forming the oxide layer in the void formed in the interface between the ceramic body and the side margin portion, concentration of the electric field may be alleviated by securing insulation properties, such that the breakdown voltage (BDV) may be increased and a short-circuit defect may be decreased.

Further, a density of the first and second side margin portions 112 and 113 may be improved by dividing the first and second side margin portions 112 and 113 disposed on the side surfaces of the ceramic body 110 into two regions having different compositions, respectively and allowing the contents of magnesium (Mg) contained in the respective regions to be different from each other, such that moisture resistance may be improved.

In detail, the a density of the first and second side margin portions 112 and 113 may be improved by adjusting the content of magnesium (Mg) contained in the second regions 112b and 113b of the side margin portions 112 and 113 to be larger than that in the first regions 112a and 113a, such that moisture resistance may be improved.

Particularly, adhesive force with the first and second external electrodes 131 and 132 may be improved by allowing the first regions 112a and 113a of the first and second margin portions 112 and 113 adjacent to the outer side surface of the side margin portions 112 and 113 to contain a small content of magnesium (Mg).

The content of magnesium (Mg) contained in the second regions 112b and 113b may be adjusted to be larger than that in the first region 112a and 113a by allowing a dielectric composition for forming the ceramic body and a dielectric composition for forming the first and second side margin portions to be different from each other in a process of manufacturing the multilayer ceramic capacitor.

That is, in a case of increasing a content of magnesium (Mg) in the dielectric composition for forming the first and second side margin portions unlike the dielectric composition for forming the ceramic body and adjusting the content of magnesium (Mg) by diffusion in the sintering, the content of magnesium (Mg) contained in the second regions 112b and 113b may be adjusted to be larger than that in the first region 112a and 113a.

Therefore, the electric field concentrated on end portions of the internal electrodes adjacent to the side surfaces may be alleviated, and reliability of the multilayer ceramic capacitor may be improved by preventing insulation breakdown which is one of main defects of a multilayer ceramic capacitor.

According to the exemplary embodiment of the present disclosure, the content of magnesium (Mg) in the second regions 112b and 113b may be 10 moles or more to 30 moles or less based on 100 moles of titanium (Ti) contained in the first and second side margin portions.

By adjusting the content of magnesium (Mg) in the second regions 112b and 113b to be 10 moles or more to 30 moles or less based on 100 moles of titanium (Ti) contained in the first and second side margin portions, the breakdown voltage (BDV) may be increased, and moisture resistance reliability may be improved.

When the content of magnesium (Mg) in the second regions 112b and 113b is less than 10 moles based on 100 moles of titanium (Ti) contained in the first and second side margin portions, the oxide layer is not sufficiently formed in the voids formed in the interface between the ceramic body 5 and the side margin portion, such that the breakdown voltage (BDV) may be decreased, and a short-circuit defect may be increased.

Meanwhile, when the content of magnesium (Mg) in the second regions 112b and 113b is more than 30 moles based 10 on 100 moles of titanium (Ti) contained in the first and second side margin portions, reliability and distribution of the breakdown voltage (BDV) may become non-uniform due to deterioration of a sintering property.

The multilayer ceramic capacitor according to the exemplary embodiment in the present disclosure may be a microsized multilayer ceramic capacitor in which a thickness of the dielectric layer 111 may be 0.4 µm or less, and a thickness of the first and second internal electrodes 121 and 122 is 0.4 µm or less.

In a case of using thin layers in which the thickness the dielectric layer 111 is $0.4 \, \mu m$ or less and the thickness of the first and second internal electrodes 121 and 122 is $0.4 \, \mu m$ or less as in the exemplary embodiment in the present disclosure, a reliability problem caused by voids generated in an 25 interface between a ceramic body and a side margin portion is significantly important.

That is, in a multilayer ceramic capacitor according to the related art, where the dielectric layers and the internal electrodes are relatively thick, even though a content of 30 magnesium (Mg) in each region of the side margin portions included in the multilayer ceramic capacitor according to the exemplary embodiment in the present disclosure is not adjusted, there is no large problem in reliability.

However, in a product in which thin layers of dielectric 35 layers and internal electrodes are used as in the exemplary embodiment in the present disclosure, in order to prevent BDV from being decreased and prevent reliability from being deteriorated by the voids formed in the interface between the ceramic body and the side margin portion, there 40 is a need to adjust the content of magnesium (Mg) in each region of the side margin portions.

That is, in the exemplary embodiment in the present disclosure, by adjusting the content of magnesium (Mg) in the second regions 112b and 113b to be 10 moles or more to 30 moles or less based on 100 moles of titanium (Ti) contained in the first and second side margin portions, the breakdown voltage (BDV) may be increased, and moisture resistance reliability may be improved, even in a case of thin layers in which the dielectric layers 111 and the first lo and 50 second internal electrodes 121 and 122 have a thickness of 4 µm or less.

However, the term "thin layer" does not mean that the thicknesses of the dielectric layer 11 and the first and second internal electrodes 121 and 122 are $0.4~\mu m$ or less, but may be understood as a concept including dielectric layers and internal electrodes having a thin thickness as compared to a product according to the related art.

Meanwhile, a width of the first regions 112a and 113a may be $12 \mu m$ or less and a width of the second regions 112b 60 and 113b may be 3 μm or less, but are not necessarily limited thereto.

Referring to FIG. 4, a ratio of a thickness tc2 of a region of the first or second side margin portion coming in contact with an end of an internal electrode in the width direction 65 disposed in an outermost portion of the ceramic body 110 to a thickness tc1 of a region of the first or second side margin

10

portion coming in contact with an end of an internal electrode in the width direction disposed in a central portion of the ceramic body 110 among the plurality of internal electrodes 121 and 122 may be 1.0 or less.

A lower limit value of the ratio of the thickness tc2 of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the outermost portion of the ceramic body 110 to the thickness tc1 of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the central portion of the ceramic body 110 is not particularly limited, but may be preferably 0.9 or more.

According to the exemplary embodiment in the present disclosure, since the first or second margin portion is formed by attaching a ceramic green sheet to the side surface of the ceramic body unlike the relate art, the thickness of the first or second side margin portion depending on a position is uniform.

That is, according to the related art, since a side margin portion is formed by applying or printing ceramic slurry, a deviation in thickness of the side margin portion depending on a position is large.

In detail, according to the related art, a thickness of a region of first or second side margin portion coming in contact with an end of an internal electrode disposed in a central portion of a ceramic body is formed to be thicker than that of other regions.

For example, according to the related art, a ratio of a thickness of a region of the first or second side margin portion coming in contact with a distal end of an internal electrode disposed in an outermost portion of the ceramic body to the thickness of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the central portion of the ceramic body **110** is less than 0.9, such that the deviation in thickness is large.

In a case in which the deviation in thickness of the side margin portion depending on the position is large as described above, since in a multilayer ceramic capacitor having the same size, a portion occupied by the side margin portion is large, a large size of a capacitance forming portion may not be secured, such that there may be a difficulty in securing high capacitance.

On the contrary, in the exemplary embodiment in the present disclosure, since an average thickness of the first and second side margin portions 112 and 113 is 2 µm or more to 10 µm or less and the ratio of the thickness tc2 of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the outermost portion of the ceramic body 110 to the thickness tc1 of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the central portion of the ceramic body 110 is 0.9 or more to 1.0 or less, the thickness of the side margin portions may be thin and the deviation in thickness may be small, such that a large size of the capacitance forming portion may be secured.

Therefore, a high-capacitance multilayer ceramic capacitor may be implemented.

Meanwhile, referring to FIG. 4, a ratio of a thickness tc3 of a region of the first or second side margin portion coming in contact with a corner of the ceramic body 110 to a thickness tc1 of the region of the first or second side margin portion coming in contact with the distal end of the internal

electrode disposed in the central portion of the ceramic body 110 among the plurality of internal electrodes 121 and 122 may be 1.0 or less.

A lower limit value of the ratio of the thickness tc3 of the region of the first or second side margin portion coming in 5 contact with the corner of the ceramic body 110 to the thickness tc1 of the region of the first or second side margin portion coming in contact with the distal end of the internal electrode disposed in the central portion of the ceramic body 110 may be preferably 0.9 or more.

Due to the above-mentioned features, the deviation in thickness of the side margin portion depending on the region may be small, such that a large size of the capacitance forming portion may be secured, thereby making it possible 15 to implement a high capacitance multilayer ceramic capacitor.

FIGS. 5A through 5F are cross-sectional views and a perspective view schematically illustrating a method of manufacturing a multilayer ceramic capacitor according to 20 another exemplary embodiment in the present disclosure.

According to another exemplary embodiment in the present disclosure, there is provided a method of manufacturing a multilayer ceramic capacitor including: preparing a first ceramic green sheet on which a plurality of first internal 25 electrode patterns are formed to have a predetermined interval therebetween and a second ceramic green sheet on which a plurality of second internal electrode patterns are formed to have a predetermined interval therebetween, forming a ceramic green sheet laminate by stacking the first 30 and second green sheets so that the first and second internal electrode patterns are alternated with each other, cutting the ceramic green sheet laminate to have side surfaces to which distal ends of the first and second internal electrode patterns side margin portions on the side surfaces of the ceramic green sheet laminate to which the distal ends of the first and second internal electrode patterns are exposed, and preparing a ceramic body including dielectric layers and first and second internal electrodes by sintering the cut laminate, 40 wherein each of the first and second side margin portions is divided into a first region adjacent to an outer side surface of the side margin portion and a second region adjacent to the first and second internal electrodes, and a content of magnesium (Mg) contained in the second region is higher 45 than a content of magnesium (Mg) contained in the first region.

Hereinafter, a method of manufacturing a multilayer ceramic capacitor according to another exemplary embodiment in the present disclosure will be described.

As illustrated in FIG. 5A, a plurality of stripe-type first internal electrode patterns 221 may be formed to have a predetermined interval therebetween on a ceramic green sheet 211. The plurality of stripe-type first internal electrode patterns 221 may be formed in parallel with each other.

The ceramic green sheet 211 may be formed of a ceramic paste containing a ceramic powder, an organic solvent, and an organic binder.

The ceramic powder may be a material having high permittivity, and a barium titanate (BaTiO3)-based material, 60 a lead complex perovskite-based material, strontium titanate (SrTiO3)-based material, or the like, may be used, but the ceramic powder is not limited thereto. Among them, barium titanate (BaTiO3) powder may be preferable. When the ceramic green sheet 221 is sintered, the sintered ceramic 65 green sheet 211 may become a dielectric layer 111 configuring a ceramic body 110.

The stripe-type first internal electrode pattern **221** may be formed of an internal electrode paste containing a conductive metal. The conductive metal may be nickel (Ni), copper (Cu), palladium (Pd), or an alloy thereof, but is not limited thereto.

A method of forming the stripe-type first internal electrode pattern 221 on the ceramic green sheet 211 is not particularly limited. For example, a printing method such as a screen printing method or a gravure printing method may 10 be used.

Further, although not illustrated, a plurality of stripe-type second internal electrode patterns 222 may be formed to have a predetermined interval therebetween on another ceramic green sheet 211.

Hereinafter, the ceramic green sheet on which the first internal electrode pattern 221 is formed may be referred to as a first ceramic green sheet, and the ceramic green sheet on which the second internal electrode pattern 222 is formed may be referred to as a second ceramic green sheet.

Next, as illustrated in FIG. 5B, the first and second ceramic green sheets may be alternately stacked so that the stripe-type first internal electrode pattern 221 and the stripetype second internal electrode pattern 222 are alternately stacked.

Thereafter, the stripe-type first internal electrode pattern 221 may form a first internal electrode 121 and the stripetype second internal electrode pattern 222 may form a second internal electrode 122.

According to another exemplary embodiment in the present disclosure, a thickness td of the first and second ceramic green sheets may be 0.6 µm or less, and a thickness to of the first and second internal electrode patterns may be 0.5 µm or less.

Since the multilayer ceramic capacitor according to the are exposed in a width direction, forming first and second 35 present disclosure may be a micro-sized high capacitance multilayer ceramic capacitor having thin layers in which a thickness of a dielectric layer is 0.4 µm or less, and a thickness of internal electrodes is 0.4 µm or less, the thickness td of the first and second ceramic green sheets may be 0.6 µm or less, and the thickness to of the first and second internal electrode patterns may be 0.5 µm or less.

> FIG. 5C is a cross-sectional view illustrating a ceramic green sheet laminate 220 in which the first and second ceramic green sheets are stacked according to the exemplary embodiment in the present disclosure, and FIG. 5D is a perspective view illustrating the ceramic green sheet laminate 220 in which the first and second ceramic green sheets are stacked.

Referring to FIGS. 5C and 5D, the first ceramic green 50 sheet on which the plurality of stripe-type first internal electrode patterns 221 are printed in parallel and the second ceramic green sheet on which the plurality of stripe-type second internal electrode patterns 222 are printed in parallel may be alternately stacked.

In more detail, the first and second ceramic green sheets may be stacked so that central portions of the stripe-type first internal electrode patterns 221 printed on the first ceramic green sheet and the intervals between the stripe-type second internal electrode patterns 222 printed on the second ceramic green sheet overlap each other.

Next, as illustrated in FIG. 5D, the ceramic green sheet laminate 220 may be cut so as to traverse the plurality of stripe-type first internal electrode patterns 221 and the plurality of stripe-type second internal electrode patterns 222. That is, the ceramic green sheet laminate 220 may be cut into laminates 210 along cutting lines C1-C1 and C2-C2 orthogonal to each other.

In more detail, the stripe-type first internal electrode pattern 221 and the stripe-type second internal electrode pattern 222 may be cut in a length direction to be divided into a plurality of internal electrodes having a predetermined width. In this case, the stacked ceramic green sheets may be also cut together with the internal electrode patterns. As a result, the dielectric layer may be formed to have the same width as that of the internal electrode.

Further, the ceramic green sheet laminate may be cut along the cutting line C2-C2 so as to meet a size of an 10 individual ceramic body. That is, a plurality of laminates 210 may be formed by cutting a bar-type laminate along the cutting line C2-C2 so as to be meet the size of individual ceramic body before forming first and second side margin portions.

That is, the bar-type laminate may be cut so that a central portion of overlapped first internal electrode and a predetermined interval formed between the second internal electrodes are cut along the same cutting line. Therefore, one end of the first and second internal electrodes may be alternately 20 exposed to a cutting surface.

Thereafter, first and second side margin portions may be formed on first and second side surfaces of the laminate 210, respectively.

Next, as illustrated in FIG. **5**E, a first side margin portion 25 **212** and a second side margin portion (not illustrated) may be formed on the first and second side surfaces of the laminate **210**, respectively.

More specifically, as a method of forming the first side margin portion 212, a side surface ceramic green sheet 212 30 may be disposed on an upper portion of a punching elastic material 300 formed of a material such as, for example, rubber, poly dimethyl siloxane (PDMS), or silicone.

Next, after rotating the laminate 210 at an angle of 90 degrees so that the first side surface of the laminate body 210 35 faces the side surface ceramic green sheet 212, the laminate 210 may be pressurized and closely attached to the side surface ceramic green sheet 212.

In a case of transferring the side surface ceramic green sheet 212 to the laminate 210 by pressurizing and closely 40 attaching the laminate 210 to the side surface ceramic green sheet 212, the side surface ceramic green sheet 212 may be formed up to a corner portion of the side surface of the laminate 210 due to the punching elastic material 300 and the other portions of the side surface ceramic green sheet 45 210 may be cut.

FIG. 5F illustrates the side ceramic green sheet 212 formed up to the corner portion of the side surface of the laminate 210.

Thereafter, the second side margin portion may be formed on the second surface of the laminate **210** by rotating the laminate **210**.

Next, a ceramic body including dielectric layers and first and second internal electrodes may be formed by calcining and sintering the laminate 210 having both side surfaces on 55 which the first and second side margin portions are formed.

Thereafter, external electrodes may be formed on a third side surface of the ceramic body to which the first internal electrode is exposed and a fourth side surface of the ceramic to first body to which the second internal electrode is exposed, 60 moles. It may

According to another exemplary embodiment in the present disclosure, since the side surface ceramic green sheet is thin and a deviation in thickness is small, a large size of a capacitance forming portion may be secured.

More specifically, since an average thickness of the first and second side margin portions 112 and 113 after the

14

sintering is 2 μ m or more to 10 μ m or less and the deviation in thickness depending on a position is small, a large size of the capacitance forming portion may be secured.

Therefore, a high-capacitance multilayer ceramic capacitor may be implemented.

A description of the same features as those in the exemplary embodiment in the present disclosure described above will be omitted in order to avoid an overlapping description.

Hereinafter, the present disclosure will be described in detail through Experimental Examples, but the Experimental Examples are to help the specific understanding of the present disclosure. Therefore, the scope of the present disclosure is not limited thereto.

Experimental Example

According to the exemplary embodiment in the present disclosure, side margin portions according to the related art were formed in Comparative Examples and side margin portions including first and second regions in which contents of magnesium (Mg) were different from each other were prepared in Inventive Examples.

Further, ceramic green sheet laminates were formed by attaching side surface ceramic green sheets to electrode exposed portions of green chips to which internal electrodes were exposed without a margin in a width direction as in Comparative Examples and Inventive Examples, respectively.

The side surface ceramic green sheet was attached to both surfaces of each of the ceramic green sheet laminates by applying a predetermined temperature and pressure under the conditions at which deformation of the chip may be minimized, thereby manufacturing a multilayer ceramic capacitor green chip having a 0603 size (length×width×height: 0.6 mm×0.3 mm×0.3 mm).

A multilayer ceramic capacitor sample manufactured as described above was subjected to calcination at 400° C. or less under a nitrogen atmosphere and then sintered under the conditions of a sintering temperature of 1200° C. or less and a hydrogen (H2) concentration of 0.5% or less. Then, an exterior defect and electrical properties such as insulation resistance and moisture resistance were comprehensively confirmed.

FIG. **6** is a graph illustrating results obtained by comparing breakdown voltages (BDVs) in Inventive Examples and Comparative Examples.

In FIG. 6, Comparative Example 1 corresponds to a case in which there was no difference in content of magnesium (Mg) contained in the side margin portion in a structure of a multilayer ceramic capacitor according to the related art, Inventive Examples 1 and 2 correspond to cases in which contents of magnesium (Mg) contained in second regions 112b and 113b of first and second side margin portions adjacent to first and second internal electrodes 121 and 122 were 10 moles and 30 moles, respectively, and Comparative Example 2 corresponds to a case in which a content of magnesium (Mg) contained in second regions 112b and 113b of first and second side margin portions 112 and 113 adjacent to first and second internal electrodes 121 and 122 was 50 moles.

It may be appreciated that in Inventive Examples 1 and 2, a breakdown voltage (BDV) was increased as compared to Comparative Example 1 corresponding to the multilayer ceramic capacitor according to the related art.

In Comparative Example 2, a breakdown voltage (BDV) was increased, but distribution thereof was non-uniform and distribution of moisture resistance reliability was also non-

uniform. Therefore, in the present disclosure, the content of magnesium (Mg) contained in the second regions 112b and 113b of the first and second side margin portions 112 and 113 may be preferably 30 moles or less.

As set forth above, according to exemplary embodiments 5 in the present disclosure, the breakdown voltage (BDV) may be increased and reliability may be improved by dividing each of the first and second side margin portions into the first region adjacent to the outer side surface of the side margin portion and the second region adjacent to the internal 10 electrodes exposed to the first and second surfaces of the ceramic body and adjusting the content of magnesium (Mg) contained in the second region to be larger than the content of magnesium (Mg) contained in the first region.

More specifically, the length of the oxide layer on the 15 distal end of the internal electrode exposed to the side surface of the ceramic body in the width direction may be controlled by adjusting the content of magnesium (Mg) contained in the region of the side margin portion adjacent to the side surface of the ceramic body in the width direction, 20 and thus, the breakdown voltage (BDV) may be increased and moisture resistance reliability may be improved.

While exemplary embodiments have been shown and described above, it will be apparent to those skilled in the art that modifications and variations could be made without 25 departing from the scope of the present invention as defined by the appended claims.

What is claimed is:

- 1. A multilayer ceramic capacitor comprising:
- a ceramic body having first and second side surfaces 30 opposing each other in a width direction, third and fourth end surfaces opposing each other in a length direction and connecting the first and second side surfaces, a fifth top surface and a sixth bottom surface, the fifth and sixth surfaces connecting the first through 35 fourth surfaces;
- first and second internal electrodes disposed on dielectric layers included in the ceramic body and stacked on top of each other in a direction from the sixth surface to the fifth surface, the first and second internal electrodes 40 portions. being exposed at the first and second side surfaces and alternately exposed respectively to the third end surface thickness thickness and the fourth end surface;
- first and second margin portions disposed on the first and second side surfaces each having a second region 45 adjacent the respective side surface and a first region away from the respective side surface in the width direction, the second region having a magnesium content greater than that in the first region,
- wherein the magnesium content in the second region is in a range from 10 moles to 30 moles based on 100 moles of titanium (Ti) contained in the first and second side margin portions.
- 2. The multilayer ceramic capacitor of claim 1, wherein a ratio of a width of the first or second margin portions at a top 55 or a bottom portion of the ceramic body to a width of the first or second margin portions at a central portion along a height of the ceramic body is in a range from 0.9 to 1.0.
- 3. The multilayer ceramic capacitor of claim 1, wherein a width of the first region in 12 μm or less and a width of the 60 second region is 3 μm or less.
- 4. The multilayer ceramic capacitor of claim 1, wherein the first and second side margin portions comprise a ceramic sheet having the first and second regions across its thickness.
 - 5. A multilayer ceramic capacitor comprising:
 - a ceramic body including dielectric layers and having first and second surfaces opposing each other, third and

16

- fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other;
- a plurality of internal electrodes disposed in the ceramic body, exposed to the first and second surfaces, and each having one end alternately exposed to the third and fourth surfaces; and
- first and second side margin portions disposed on the first and second surfaces, wherein each of the first and second side margin portions is divided into a first region adjacent to an outer side surface of the side margin portion and a second region adjacent to the internal electrodes exposed to the first and second surfaces, and a content of magnesium (Mg) contained in the second region is higher than a content of magnesium (Mg) contained in the first region,
- wherein a ratio of a thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in an outermost portion of the ceramic body to a thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in a central portion of the ceramic body among the plurality of internal electrodes is in a range from 0.9 to 1.0, wherein a ratio of a thickness of a region of the first or second side margin portion coming in contact with a corner of the ceramic body to the thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in a central portion of the ceramic body among the plurality of internal electrodes is in a range from 0.9 to 1.0, wherein the content of magnesium (Mg) contained in the second region is larger than 10 moles based on 100 moles of titanium (Ti) contained in the first and second side margin portions.
- 6. The multilayer ceramic capacitor of claim 5, wherein the content of magnesium (Mg) contained in the second region is smaller than 50 moles based on 100 moles of titanium (Ti) contained in the first and second side margin portions
- 7. The multilayer ceramic capacitor of claim 5, wherein a thickness of the dielectric layers is $0.4~\mu m$ or less and a thickness of the internal electrodes is $0.4~\mu m$ or less.
- 8. The multilayer ceramic capacitor of claim 5, wherein an average thickness of the first and second side margin portions is in a range from 2 μ m to 10 μ m.
- 9. The multilayer ceramic capacitor of claim 5, wherein a width of the first region is 12 μm or less and a width of the second region is 3 μm or less.
- 10. The multilayer ceramic capacitor of claim 5, wherein an average thickness of the dielectric layers is $0.4 \mu m$ or less.
- 11. The multilayer ceramic capacitor of claim 5, wherein an average thickness of the internal electrodes is $0.4 \mu m$ or less.
 - 12. A multilayer ceramic capacitor comprising:
 - a ceramic body including dielectric layers and having first and second surfaces opposing each other, third and fourth surfaces connecting the first and second surfaces, and fifth and sixth surfaces connected to the first to fourth surfaces and opposing each other;
 - a plurality of internal electrodes disposed in the ceramic body, exposed to the first and second surfaces, and each having one end alternately exposed to the third and fourth surfaces; and
 - first and second side margin portions disposed on the first and second surfaces, wherein each of the first and second side margin portions is divided into a first

region adjacent to an outer side surface of the side margin portion and a second region adjacent to the internal electrodes exposed to the first and second surfaces, and a content of magnesium (Mg) contained in the second region is higher than a content of magnesium (Mg) contained in the first region, wherein a ratio of a thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in an outermost portion of the ceramic body to a thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in a central portion of the ceramic body among the plurality of internal electrodes is in a range from 0.9 to 1.0,

wherein the content of magnesium (Mg) contained in the second region is larger than or equal to 10 moles and smaller than 50 moles based on 100 moles of titanium (Ti) contained in the first and second side margin portions.

13. The multilayer ceramic capacitor of claim 12, wherein a ratio of a thickness of a region of the first or second side

18

margin portion coming in contact with a corner of the ceramic body to the thickness of a region of the first or second side margin portion coming in contact with an end of an internal electrode disposed in a central portion of the ceramic body among the plurality of internal electrodes is in a range from 0.9 to 1.0.

- 14. The multilayer ceramic capacitor of claim 12, wherein a thickness of the dielectric layers is 0.4 μm or less and a thickness of the internal electrodes is 0.4 μm or less.
- 15. The multilayer ceramic capacitor of claim 12, wherein an average thickness of the first and second side margin portions is in a range from 2 μ m to 10 μ m.
- 16. The multilayer ceramic capacitor of claim 12, wherein a width of the first region is 12 μ m or less and a width of the second region is 3 μ m or less.
 - 17. The multilayer ceramic capacitor of claim 12, wherein an average thickness of the dielectric layers is $0.4 \mu m$ or less.
 - 18. The multilayer ceramic capacitor of claim 12, wherein an average thickness of the internal electrodes is $0.4 \mu m$ or less.

* * * * *