

US011270055B1

(12) United States Patent

Or-Bach et al.

(54) AUTOMATION FOR MONOLITHIC 3D DEVICES

(71) Applicant: Monolithic 3D Inc., Klamath Falls, OR

(US)

(72) Inventors: Zvi Or-Bach, Haifa (IL); Zeev

Wurman, Palo Alto, CA (US)

(73) Assignee: MONOLITHIC 3D INC., Klamath

Falls, OR (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 17/523,904

(22) Filed: Nov. 10, 2021

Related U.S. Application Data

- (63) Continuation-in-part of application No. 17/385,082, filed on Jul. 26, 2021, now Pat. No. 11,205,034, which is a continuation-in-part of application No. 17/306,948, filed on May 4, 2021, now Pat. No. 11,106,853, which is a continuation-in-part of application No. 16/149,517, filed on Oct. 2, 2018, now Pat. No. 11,030,371, which is a (Continued)
- (51) **Int. Cl.**

G06F 30/392 (2020.01) G06F 30/394 (2020.01)

(52) **U.S. Cl.**

CPC *G06F 30/392* (2020.01); *G06F 30/394* (2020.01)

(58) Field of Classification Search

(10) Patent No.: US 11,270,055 B1

(45) **Date of Patent:**

*Mar. 8, 2022

(56) References Cited

U.S. PATENT DOCUMENTS

3,007,090 A 10/1961 Rutz 3,819,959 A 6/1974 Chang et al. (Continued)

FOREIGN PATENT DOCUMENTS

EP 1267594 A2 12/2002 WO PCT/US2008/063483 5/2008

OTHER PUBLICATIONS

Colinge, J. P., et al., "Nanowire transistors without Junctions", Nature Nanotechnology, Feb. 21, 2010, pp. 1-5.


(Continued)

Primary Examiner — Stacy Whitmore (74) Attorney, Agent, or Firm — Patent PC; Bao Tran

(57) ABSTRACT

A method of designing a 3D Integrated Circuit, the method including: performing partitioning to at least a logic strata, the logic strata including logic, and to a memory strata, the memory strata including memory; then performing a first placement of the memory strata using a 2D placer executed by a computer, where the 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices, where the 3D Integrated Circuit includes a plurality of connections between the logic strata and the memory strata; and performing a second placement of the logic strata based on the first placement, where the memory includes a first memory array, where the logic includes a first logic circuit controlling the first memory array, where the first placement includes placement of the first memory array, where the second placement includes placement of the first logic circuit based on the placement of the first memory array.

20 Claims, 5 Drawing Sheets



	Relate	ed U.S. A	pplication Data	5,695,557			Yamagata et al.
	continuation_	in_nart_o	f application No. 14/672,202,	5,701,027			Gordon et al.
		-	- -	5,707,745 5,714,395		2/1998	Forrest et al.
		-	5, now Pat. No. 10,127,344,	5,721,160			Forrest et al.
			on of application No. 13/862,	5,737,748			Shigeeda
	537, filed on	Apr. 15, 2	2013, now Pat. No. 9,021,414.	5,739,552			Kimura et al.
				5,744,979			Goetting
(56)		Referen	ces Cited	5,748,161			Lebby et al.
(30)		Itticiti	ces ened	5,757,026	\mathbf{A}	5/1998	Forrest et al.
	U.S.	PATENT	DOCUMENTS	5,770,483			Kadosh
	0.2.		DOCOMENTE	5,770,881			Pelella et al.
	4,009,483 A	2/1977	Clark	5,781,031			Bertin et al.
	4,197,555 A		Uehara et al.	5,817,574			
	4,213,139 A	7/1980	Rao et al.	5,829,026 5,835,396		10/1998	Leung et al.
	4,400,715 A		Barbee et al.	5,854,123			Sato et al.
	4,487,635 A		Kugimiya et al.	5,861,929			Spitzer
	4,510,670 A		Schwabe	5,877,034		3/1999	-
	4,522,657 A		Rohatgi et al.	5,877,070	Α	3/1999	Goesele et al.
	4,612,083 A 4,643,950 A		Yasumoto et al. Ogura et al.	5,882,987	Α	3/1999	Srikrishnan
	4,704,785 A	11/1987	•	5,883,525			Tavana et al.
	4,711,858 A		Harder et al.	5,889,903		3/1999	
	4,721,885 A	1/1988		5,893,721			Huang et al.
	4,732,312 A	3/1988	Kennedy et al.	5,915,167 5,920,788		6/1999 7/1000	Reinberg
	4,733,288 A	3/1988	Sato	5,937,312			Iyer et al.
	4,829,018 A		Wahlstrom	5,943,574			Tehran et al.
	4,854,986 A	8/1989		5,952,680		9/1999	
	4,866,304 A	9/1989	_	5,952,681		9/1999	
	4,939,568 A 4,956,307 A		Kato et al. Pollack et al.	5,965,875	A	10/1999	
	5,012,153 A		Atkinson et al.	5,977,579		11/1999	
	5,032,007 A		Silverstein et al.	5,977,961		11/1999	
	5,047,979 A	9/1991	Leung	5,980,633 5,985,742			Yamagata et al. Henley et al.
	5,087,585 A		Hayashi	, ,		11/1999	
	5,093,704 A		Sato et al.	5,998,808			Matsushita
	5,106,775 A 5,109,479 A *		Kaga et al. Williams G03F 7/20	6,001,693	\mathbf{A}	12/1999	Yeouchung et al.
	J,107,777 A	T/ 1//2	345/582	6,009,496			
	5,152,857 A	10/1992	Ito et al.	6,020,252			Aspar et al.
	5,162,879 A	11/1992		6,020,263 6,027,958			Shih et al. Vu et al.
	5,189,500 A	2/1993	Kusunoki	6,030,700			Forrest et al.
	5,217,916 A		Anderson et al.	6,052,498		- 4	Paniccia
	5,250,460 A		Yamagata et al.	6,054,370		4/2000	
	5,258,643 A 5,265,047 A	11/1993	Conen Leung et al.	6,057,212			Chan et al.
	5,266,511 A	11/1993	•	6,071,795			Cheung et al.
	5,277,748 A		Sakaguchi et al.	6,075,268			Gardner et al.
	5,286,670 A		Kang et al.	6,103,597 6,111,260			Aspar et al. Dawson et al.
	5,294,556 A	3/1994	Kawamura	6,125,217			Paniccia et al.
	5,308,782 A		Mazure et al.	6,153,495			Kub et al.
	5,312,771 A		Yonehara Zazara alaza ata al	6,191,007	B1	2/2001	Matsui et al.
	5,317,236 A 5,324,980 A		Zavracky et al. Kusunoki	6,200,878			Yamagata
	5,355,022 A		Sugahara et al.	6,222,203			Ishibashi et al.
	5,371,037 A		Yonehara	6,226,197 6,229,161			Nishimura Nemati et al.
	5,374,564 A	12/1994	Bruel	6,242,324			Kub et al.
	5,374,581 A		Ichikawa et al.	6,242,778			Marmillion et al.
	5,424,560 A		Norman et al.	6,252,465		6/2001	
	5,475,280 A 5,478,762 A		Jones et al.	6,259,623	B1	7/2001	Takahashi
	5,485,031 A	12/1995	Zhang et al.	6,261,935			See et al.
	5,498,978 A		Takahashi et al.	6,264,805			Forrest et al.
	5,527,423 A		Neville et al.	6,281,102 6,294,018			Cao et al. Hamm et al.
	5,535,342 A	7/1996	Taylor	6,306,705			Parekh et al.
	5,554,870 A		Fitch et al.	, ,			Henley et al.
	5,563,084 A		Ramm et al.	6,322,903			Siniaguine et al.
	5,583,349 A 5,583,350 A		Norman et al. Norman et al.	6,331,468		12/2001	Aronowitz et al.
	5,586,291 A	12/1996		6,331,790			Or-Bach et al.
	5,594,563 A	1/1997		6,331,943			Naji et al.
	5,604,137 A		Yamazaki et al.	6,353,492			McClelland et al.
	5,617,991 A		Pramanick et al.	6,355,501			Fung et al.
	5,627,106 A	5/1997		6,355,976 6,358,631		3/2002 3/2002	Faris Forrest et al.
	5,656,548 A		Zavracky et al.	6,365,270			Forrest et al.
	5,656,553 A 5,659,194 A		Leas et al. Iwamatsu	6,376,337			Wang et al.
	5,670,411 A		Yonehara	6,377,504			Hilbert
	5,681,756 A			6,380,046			Yamazaki
				. ,			

(56)		Referen	ces Cited		7,016,569			Mule et al.	
	II C	DATENTE	DOCLIMENTE.		7,018,875 7,019,557			Madurawe Madurawe	
	U.S	PALENT	DOCUMENTS		7,013,337			West et al.	
6,392,253	R R1	5/2002	Saxena		7,052,941		5/2006		
6,404,043		6/2002			7,064,579	B2	6/2006	Madurawe	
6,417,108			Akino et al.		7,067,396			Aspar et al.	
6,420,215	5 B1	7/2002	Knall et al.		7,067,909			Reif et al.	
6,423,614		7/2002	-		7,068,070 7,068,072			Or-Bach New et al.	
6,429,481			Mo et al.		7,008,072			Nemati et al.	
6,429,484 6,430,734		8/2002 8/2002			7,094,667				
6,448,615		9/2002			7,098,691			Or-Bach et al.	
6,475,869		11/2002			7,105,390			Brask et al.	
6,476,493	3 B2	11/2002	Or-Bach et al.		7,105,871			Or-Bach et al.	
6,479,821			Hawryluk et al.		7,109,092 7,110,629		9/2006	long Bjorkman et al.	
6,483,707			Freuler et al.		7,110,025		9/2006	3	
6,507,115 6,515,334		1/2003 2/2003	Yamazaki et al.		7,112,815		9/2006		
6,515,511			Sugibayashi et al.		7,115,945	B2	10/2006	Lee et al.	
6,526,559			Schiefele et al.		7,115,966			Ido et al.	
6,528,391			Henley et al.					Campbell et al.	
6,534,352		3/2003			7,148,119 7,157,787			Sakaguchi et al. Kim et al.	
6,534,382 6,544,837			Sakaguchi et al. Divakauni et al.		7,157,937			Apostol et al.	
6,545,314			Forbes et al.		7,166,520			Henley	
6,555,901			Yoshihara et al.		7,170,807			Fazan et al.	
6,563,139	9 B2	5/2003	Hen		7,173,369			Forrest et al.	
6,580,124			Cleeves		7,180,091 7,180,379			Yamazaki et al. Hopper et al.	
6,580,289		6/2003			7,183,611			Bhattacharyya	
6,600,173 6,617,694		7/2003 9/2003	Kodaira et al.		7,189,489			Kunimoto et al.	
6,620,659			Emmma et al.		7,205,204	B2	4/2007	Ogawa et al.	
6,624,046			Zavracky et al.		7,209,384		4/2007		
6,627,518			Inoue et al.		7,217,636			Atanackovic	
6,627,985			Huppenthal et al.		7,223,612 7,242,012		5/2007 7/2007		
6,630,713		10/2003	Geusic Gonzalez		7,245,002			Akino et al.	
6,635,588			Hawryluk et al.		7,256,104			Ito et al.	
6,638,834			Gonzalez		7,259,091			Schuehrer et al.	
6,642,744		11/2003	Or-Bach et al.		7,265,421			Madurawe	
6,653,209			Yamagata		7,271,420 7,274,207		9/2007	Cao Sugawara et al.	
6,653,712			Knall et al.		7,282,951			Huppenthal et al.	
6,661,085 6,677,204			Kellar et al. Cleeves et al.		7,284,226			Kondapalli	
6,686,253		2/2004	_		7,296,201			Abramovici	
6,689,660		2/2004			7,304,355		12/2007	•	
6,701,071			Wada et al.		7,312,109 7,312,487			Madurawe Alam et al.	
6,703,328			Tanaka et al.		7,312,487		1/2008		
6,756,633 6,756,811			Wang et al. Or-Bach		7,335,573			Takayama et al.	
6,759,282			Campbell et al.		7,337,425		2/2008	Kirk	
6,762,076			Kim et al.		7,338,884			Shimoto et al.	
6,774,010			Chu et al.		7,342,415			Teig et al.	
6,805,979			Ogura et al.		7,351,644 7,358,601			Henley Plants et al.	
6,806,171 6,809,009			Ulyashin et al. Aspar et al.		7,362,133			Madurawe	
6,815,781			Vyvoda et al.		7,369,435		5/2008	Forbes	
6,819,136			Or-Bach		7,371,660			Henley et al.	
6,821,826			Chan et al.		7,378,702		5/2008		
6,841,813			Walker et al.		7,381,989 7,385,283		6/2008 6/2008		
6,844,243 6,864,534			Gonzalez Ipposhi et al.		7,393,722			Issaq et al.	
6,875,671		4/2005	- -		7,402,483			Yu et al.	
6,882,572			Wang et al.		7,402,897		7/2008	•	
6,888,375	5 B2		Feng et al.		, ,			Lee et al.	
6,917,219		7/2005			7,432,185			Ogawa et al.	
6,927,431			Gonzalez Or Book					Oberlaender	G06F 30/33
6,930,511 6,943,067			Or-Bach Greenlaw		, , <u></u>	_			716/138
6,943,407			Ouyang et al.		7,439,773	B2	10/2008	Or-Bach et al.	
6,949,421	l B1	9/2005	Padmanabhan et al.	•	7,446,563				
6,953,956			Or-Bach et al.		, ,			Doris et al.	
6,967,149			Meyer et al.					Issaq et al.	
6,985,012			Or-Bach		7,459,772		12/2008	-	
6,989,687 6,995,430			Or-Bach Langdo et al.		7,463,062			Or-Bach et al.	
6,995,456			Nowak		7,403,302		12/2008	-	
·			Feng et al.		7,470,598				
, , , –					, ,				

(56)		Referen	ces Cited	7,843,718 B2		
	U.S.	PATENT	DOCUMENTS	7,846,814 B2 7,863,095 B2		
				7,864,568 B2		•
,	,		Okhonin et al.	, ,	1/2011	
,	,		Okhonin et al.	7,888,764 B2 7,910,432 B2	2/2011	Lee Tanaka et al.
,	•		Enquist et al. Waller et al.	•		Konevecki et al.
/	188,980 B2		Takafuji et al.	7,919,845 B2	4/2011	
,	492,632 B2		Carman			Bauer et al.
,	,		McCollum et al.	7,968,965 B2 7,969,193 B1	6/2011	
•	198,675 B2 199,352 B2	3/2009	Farnworth et al.	7,973,314 B2	7/2011	
,	199,358 B2		Bauser	7,982,250 B2	7/2011	Yamazaki et al.
7,5	508,034 B2	3/2009	Takafuji et al.	7,983,065 B2		Samachisa
,	514,748 B2		Fazan et al.	8,008,732 B2 8,013,399 B2		Kiyotoshi Thomas et al.
/	521,806 B2 525,186 B2		Trezza Kim et al.	8,014,166 B2		Yazdani
/	526,739 B2 *		McIlrath G06F 30/398	8,014,195 B2		Okhonin et al.
			716/118	· · · · · · · · · · · · · · · · · · ·		2
/	535,089 B2		Fitzgerald	8,030,780 B2 8,031,544 B2		Kirby et al. Kim et al.
/	541,616 B2 547,589 B2		Fazan et al. Iriguchi	, ,		McIlrath G06F 30/39
/	553,745 B2	6/2009				716/139
,	557,367 B2		Rogers et al.			Kamigaichi et al.
/	,		Katsumata et al.	8,044,464 B2 8,068,364 B2		Yamazaki et al. Maeiima
,	563,659 B2 566,855 B2		Kwon et al. Olsen et al.	8,106,520 B2		•
,	566,974 B2		Konevecki	· · · · · · · · · · · · · · · · · · ·	_	Breitwisch et al.
/	586,778 B2		Ho et al.	8,129,256 B2		Farooq et al.
,	,		Jang et al.	8,129,258 B2 8,130,547 B2		Hosier et al. Widjaja et al.
,	,	11/2009	Ho et al. Walker	8,136,071 B2		Solomon
	515,462 B2			8,138,502 B2		Nakamura et al.
•	522,367 B1			8,153,520 B1 8,158,515 B2		Chandrashekar Farooq et al.
,	,	12/2009 12/2009		8,178,919 B2		Fujiwara et al.
,	566,723 B2			8,183,630 B2	5/2012	Batude et al.
,	570,912 B2	3/2010		8,184,463 B2		Saen et al.
/	571,371 B2 571,460 B2	3/2010	Lee Lauxtermann et al.	8,185,685 B2 8,203,187 B2		Selinger Lung et al.
/	574,687 B2		Henley	8,208,279 B2	6/2012	•
7,6	587,372 B2	3/2010		8,209,649 B2 *	6/2012	McIlrath G06F 30/39
/	587,872 B2		Cazaux	8 228 684 B2 *	7/2012	716/110 Losavio H01L 25/0657
,	588,619 B2 592,202 B2		Lung et al. Bensch	0,220,004 D2	772012	361/803
	592,448 B2		Solomon	8,264,065 B2		Su et al.
/	592,944 B2		Bernstein et al.	8,266,560 B2 *	9/2012	McIlrath G06F 30/30
	597,316 B2 709,932 B2		Lai et al. Nemoto et al.	8,288,816 B2	10/2012	716/101 Komori et al.
/	718,508 B2	5/2010		8,294,199 B2		
,	719,876 B2		Chevallier	8,324,680 B2		
,	723,207 B2 728,326 B2		Alam et al. Yamazaki et al.	8,338,882 B2 8,343,851 B2		
,	,		Pinnington et al.	8,343,831 B2 8,354,308 B2		
,	741,673 B2		Tak et al.	8,355,273 B2	1/2013	•
,	,		Watanabe	8,374,033 B2		
,	745,250 B2 749,884 B2		Han Mathew et al.	8,426,294 B2 8,432,719 B2	4/2013	Lung et al. Lue
,	750,669 B2			8,432,751 B2	4/2013	
	755,622 B2*		Yvon G06T 15/10	, ,		Ishihara et al.
7 7	750 042 D2	7/2010	Tamala a st. al			Desplobain et al. Nakamura et al.
/	759,043 B2 768,115 B2		Tanabe et al. Lee et al.	8,501,564 B2		
/	772,039 B2		Kerber	8,507,972 B2		Oota et al.
/	,		DeSouza et al.	, ,		Okhonin
/	774,735 B1 776,715 B2	8/2010	Sood Wells et al.	8,513,725 B2 8,514,623 B2		Sakuma et al. Widiaia et al
,	777,330 B2		Pelley et al.		8/2013	
7,7	786,460 B2	8/2010	Lung et al.	8,566,762 B2	8/2013	Morimoto et al.
,	786,535 B2		Abou-Khalil et al.	· · ·		Chandrasekaran Nguyen
,	,	9/2010 9/2010	Abadeer et al. Hara	8,546,956 B2 8,603,888 B2		
/	799,675 B2	9/2010	Lee	8,611,388 B2	12/2013	Krasulick et al.
,	800,099 B2		Yamazaki et al.	, ,	1/2013	
,	300,148 B2 300,163 B2		Lee et al. Izumi et al	8,630,326 B2 8,643,162 B2		
	′		Oh et al.	, ,		McIlrath G06F 30/398
,	816,721 B2					716/103

(56)	References Cited				Chau et al. Okubora et al.
IJS	PATENT	DOCUMENTS	2004/0047539 A1 2004/0061176 A1		Takafuji et al.
0.0.		DOCOMENTO	2004/0113207 A1	6/2004	Hsu et al.
8,654,584 B2		Kim et al.	2004/0143797 A1		Nguyen
8,679,861 B2	3/2014		2004/0150068 A1 2004/0150070 A1	8/2004 8/2004	
8,736,068 B2 8,773,562 B1		Bartley et al. Fan	2004/0152272 A1		Fladre et al.
8,775,998 B2*		Morimoto G06F 30/30	2004/0155301 A1		•
0.004.400.700	0/0014	716/119	2004/0156172 A1 2004/0156233 A1		Lin et al. Bhattacharyya
8,824,183 B2 8,841,777 B2	9/2014 9/2014	Samachisa et al.	2004/0164425 A1		Urakawa
8,853,785 B2		Augendre	2004/0166649 A1		Bressot et al.
, ,	11/2014	Sakuma et al.	2004/0174732 A1 2004/0175902 A1		Morimoto Rayssac et al.
8,928,119 B2 8,971,114 B2	1/2015 3/2015	•	2004/0178819 A1		_
9,021,414 B1*		Or-Bach G06F 30/392	2004/0195572 A1		Kato et al.
		716/122	2004/0219765 A1 2004/0229444 A1		Reif et al. Couillard
9,105,689 B1		Fanelli	2004/0259312 A1		Schlosser et al.
9,172,008 B2 9,227,456 B2	1/2016	Hwang Chien	2004/0262635 A1		
9,230,973 B2		Pachamuthu et al.	2004/0262772 A1 2005/0003592 A1		Ramanathan et al.
9,269,608 B2		Fanelli	2005/0005392 A1 2005/0010725 A1		
9,334,582 B2 9,391,090 B2	5/2016 7/2016	See Manorotkul et al.	2005/0023656 A1	2/2005	Leedy
9,472,568 B2		Shin et al.	2005/0045919 A1		Kaeriyama et al.
, ,		Sakuma et al.	2005/0067620 A1 2005/0067625 A1		Chan et al. Hata
9,570,683 B1 9,589,982 B1		Jo Cheng et al.	2005/0073060 A1		Datta et al.
9,595,530 B1	3/2017	•	2005/0082526 A1		Bedell et al.
9,627,287 B2		Engelhardt et al.	2005/0098822 A1 2005/0110041 A1		Mathew Boutros et al.
9,673,257 B1 9,997,530 B2		Takaki Yon et al.	2005/0110011 711 2005/0121676 A1		Fried et al.
, ,		Or-Bach G06F 30/392	2005/0121789 A1		Madurawe
10,199,354 B2			2005/0130351 A1 2005/0130429 A1		Leedy Rayssac et al.
11,030,371 B2 *		Or Book G06F 30/392	2005/0130425 A1 2005/0148137 A1		Brask et al.
11,106,853 B1* 2001/0000005 A1		Or-Bach G06F 30/394 Forrest et al.	2005/0176174 A1		
2001/0014391 A1		Forrest et al.	2005/0218521 A1 2005/0225237 A1		
2001/0028059 A1		Emma et al.	2005/0225257 A1 2005/0266659 A1		Ghyselen et al.
2002/0024140 A1 2002/0025604 A1	_ ,	Nakajima et al. Tiwari	2005/0273749 A1	12/2005	Kirk
2002/0074668 A1		Hofstee et al.	2005/0280061 A1 2005/0280090 A1		Lee Anderson et al.
2002/0081823 A1		Cheung et al.	2005/0280090 A1 2005/0280154 A1		
2002/0090758 A1 2002/0096681 A1		Henley et al. Yamazaki et al.	2005/0280155 A1	12/2005	Lee
2002/0113289 A1		Cordes et al.	2005/0280156 A1 2005/0282019 A1		Lee Fukushima et al.
2002/0132465 A1		Leedy	2005/0282019 A1 2006/0014331 A1		Tang et al.
2002/0140091 A1 2002/0141233 A1		Callahan Hosotani et al.	2006/0024923 A1	2/2006	Sarma et al.
2002/0153243 A1		Forrest et al.	2006/0033110 A1		Alam et al.
2002/0153569 A1		Katayama	2006/0033124 A1 2006/0043367 A1		Or-Bach et al. Chang et al.
2002/0175401 A1 2002/0180069 A1		Huang et al. Houston	2006/0049449 A1		_
2002/0190232 A1		Chason	2006/0065953 A1		Kim et al.
2002/0199110 A1	12/2002		2006/0067122 A1 2006/0071322 A1		Verhoeven Kitamura
2003/0015713 A1 2003/0032262 A1	1/2003 2/2003	Yoo Dennison et al.	2006/0071332 A1		Speers
2003/0052202 A1		Gonzalez	2006/0083280 A1		Tauzin et al.
2003/0060034 A1		Beyne et al.	2006/0108613 A1 2006/0108627 A1		
2003/0061555 A1 2003/0067043 A1		Kamei Zhang	2006/0113522 A1		Lee et al.
2003/007/045 A1		Andoh	2006/0118935 A1		Kamiyama et al.
2003/0102079 A1		Kalvesten et al.	2006/0121690 A1 2006/0150137 A1		Rogge et al. Madurawe
2003/0107117 A1 2003/0113963 A1		Antonell et al. Wurzer	2006/0158511 A1		Harrold
2003/0119279 A1		Enquist	2006/0170046 A1		
2003/0139011 A1		Cleeves et al.	2006/0179417 A1 2006/0181202 A1		Madurawe Liao et al.
2003/0153163 A1 2003/0157748 A1		Letertre Kim et al.	2006/0181202 A1 2006/0189095 A1		Ghyselen et al.
2003/0137/48 A1 2003/0160888 A1		Yoshikawa	2006/0194401 A1	8/2006	Hu et al.
2003/0173631 A1	9/2003	Murakami	2006/0195729 A1		Huppenthal et al.
2003/0206036 A1		Or-Bach Forrest et al	2006/0207087 A1 2006/0224814 A1		Jafri et al. Kim et al.
2003/0213967 A1 2003/0224582 A1		Forrest et al. Shimoda et al.	2006/0224814 A1 2006/0237777 A1		
2003/0224596 A1	12/2003	Marxsen et al.	2006/0249859 A1	11/2006	Eiles et al.
2004/0007376 A1			2006/0275962 A1		
2004/0014299 A1 2004/0033676 A1		Moriceau et al. Coronel et al.	2007/0004150 A1 2007/0014508 A1		Huang Chen et al.
2007/00330/0 AI	Z/ ZUU4	Coroner et ar.	2007/0017/00 A1	1/200/	onon ot an

(56)	Referer	ices Cited		008/0220565			Hsu et al.
U.S	. PATENT	DOCUMENTS	20	008/0224260	A1	10/2008	
	_			008/0239818			Mokhlesi Mokhlesi
2007/0035329 A1		Madurawe		008/0242028 008/0248618			Mokhlesi Ahn et al.
2007/0063259 A1 2007/0072391 A1		Derderian et al. Pocas et al.		008/0251862			Fonash et al.
2007/0072391 A1 2007/0076509 A1		Zhang		008/0254561		10/2008	
2007/0077694 A1	4/2007	•		008/0254572		10/2008	. •
2007/0077743 A1		Rao et al.		008/0254623		10/2008	
2007/0090416 A1		Doyle et al.		008/0261378			Yao et al.
2007/0102737 A1		Kashiwabara et al.		008/0266960 008/0272492		10/2008 11/2008	
2007/0103191 A1 2007/0108523 A1		Sugawara et al. Ogawa et al.		008/0277778			Furman et al.
2007/0108323 A1 2007/0109831 A1		RaghuRam	20	008/0283873		11/2008	
2007/0111386 A1		Kim et al.		008/0283875			Mukasa et al.
2007/0111406 A1		Joshi et al.		008/0284611 008/0296681		11/2008	Leedy Georgakos et al.
2007/0132049 A1 2007/0132369 A1	6/2007	Stipe Forrest et al.		008/0290081		12/2008	
2007/0132303 A1	6/2007			008/0315351			Kakehata
2007/0141781 A1	6/2007			009/0001469			Yoshida et al.
2007/0158659 A1		Bensce		009/0001504			Takei et al.
2007/0158831 A1		Cha et al.		009/0016716 009/0026541		1/2009 1/2009	-
2007/0176214 A1 2007/0187775 A1		Kwon et al. Okhonin et al.		009/0026618		1/2009	
2007/0187773 A1 2007/0190746 A1		Ito et al.		009/0032899		2/2009	
2007/0194453 A1		Chakraborty et al.		009/0032951			Andry et al.
2007/0206408 A1		Schwerin		009/0039918			Madurawe
2007/0210336 A1		Madurawe		009/0052827 009/0055789			Durfee et al. McIlrath G06F 30/39
2007/0211535 A1 2007/0215903 A1	9/2007	Kım Sakamoto et al.	20	302/0033702	711	2/2007	716/122
2007/0213903 A1 2007/0218622 A1		Lee et al.	20	009/0057879	A1	3/2009	Garrou et al.
2007/0228383 A1		Bernstein et al.		009/0061572			Hareland et al.
2007/0252201 A1		Kito et al.	20	009/0064058	A1*	3/2009	McIlrath G06F 30/30
2007/0252203 A1 2007/0262457 A1	11/2007	Zhu et al.	20	009/0065827	Δ1	3/2009	716/118 Hwang
2007/0202437 A1 2007/0275520 A1	11/2007			009/006365			Solomon
2007/0281439 A1		Bedell et al.	20	009/0066366	A1		Solomon
2007/0283298 A1		Bernstein et al.		009/0070721			Solomon
2007/0287224 A1 2007/0296073 A1		Alam et al.		009/0070727 009/0078970			Solomon Yamazaki
2007/0290073 AT 2007/0297232 AT	12/2007 12/2007			009/0078970			Yamazaki et al.
2008/0001204 A1	1/2008			009/0081848			Erokhin
2008/0003818 A1		Seidel et al.		009/0087759			Matsumoto et al.
2008/0030228 A1		Amarilio		009/0096009 009/0096024			Dong et al. Shingu et al.
2008/0032463 A1 2008/0038902 A1	2/2008 2/2008			009/0090024			Yoon et al.
2008/0048239 A1	2/2008			009/0115042			Koyanagi
2008/0048327 A1	2/2008			009/0128189			Madurawe et al.
2008/0054359 A1		Yang et al.		009/0134397 009/0144669			Yokoi et al. Bose et al.
2008/0067573 A1 2008/0070340 A1		Jang et al. Borrelli et al.		009/0144678			Bose et al.
2008/0072182 A1		He et al.		009/0146172			Pumyea
2008/0099780 A1	5/2008			009/0159870			Lin et al.
2008/0099819 A1		Kito et al.		009/0160482			Karp et al.
2008/0108171 A1 2008/0123418 A1		Rogers et al. Widjaja		009/0161401 009/0162993			Bigler et al. Yui et al.
2008/0123416 A1		Yu et al.		009/0166627		7/2009	
2008/0128745 A1		Mastro et al.		009/0174018			Dungan
2008/0128780 A1		Nishihara		009/0179268			Abou-Khalil et al.
2008/0135949 A1 2008/0136455 A1		Lo et al. Diamant et al.		009/0185407 009/0194152		7/2009 8/2009	Liu et al.
2008/0130433 A1 2008/0142937 A1		Chen et al.		009/0194768		8/2009	
2008/0142959 A1		DeMulder et al.		009/0194829		8/2009	~
2008/0143379 A1		Norman		009/0194836		8/2009	
2008/0150579 A1 2008/0160431 A1		Madurawe Scott et al.		009/0204933 009/0212317		8/2009 8/2009	Kezgui Kolodin et al.
2008/0100431 A1 2008/0160726 A1		Lim et al.		009/0212517		9/2009	
2008/0165521 A1		Bernstein et al.		009/0221110			Lee et al.
2008/0175032 A1		Tanaka et al.		009/0224330		9/2009	$\boldsymbol{\varepsilon}$
2008/0179678 A1 2008/0180132 A1		Dyer et al. Ishikawa		009/0224364 009/0230462			Oh et al. Tanaka et al.
2008/0180132 A1 2008/0185648 A1		Jeong		009/0230402			Langereis et al.
2008/0191247 A1		Yin et al.		009/0236749			Otemba et al.
2008/0191312 A1		Oh et al.		009/0242893			Tomiyasu
2008/0194068 A1		Temmler et al.		009/0242935			Fitzgerald
2008/0203452 A1 2008/0213982 A1		Moon et al. Park et al.		009/0250686 009/0262572			Sato et al. Krusin-Elbaum
2008/0213982 A1 2008/0220558 A1				009/0202372			
	J. 2000		2.		-	_ ~ ~ ~	

(56)	Referen	ces Cited	2011/0024724 A1 2011/0026263 A1	2/2011 2/2011	Frolov et al.
U.S.	PATENT	DOCUMENTS	2011/0027967 A1	2/2011	Beyne
2000/0262042 4.1	10/2000	O1	2011/0037052 A1 2011/0042696 A1		Schmidt et al. Smith et al.
2009/0263942 A1 2009/0267233 A1	10/2009	Ohnuma et al. Lee	2011/0049336 A1		Matsunuma
2009/0268983 A1		Stone et al.	2011/0050125 A1		Medendorp et al.
2009/0272989 A1		Shum et al.	2011/0053332 A1	3/2011	
2009/0290434 A1		Kurjanowicz	2011/0101537 A1 2011/0102014 A1		Barth et al. Madurawe
2009/0294822 A1 2009/0294836 A1		Batude et al. Kivotoshi	2011/0111560 A1		Purushothaman
2009/0294861 A1		Thomas et al.	2011/0115023 A1		Cheng
2009/0294990 A1			2011/0128777 A1 2011/0134683 A1		Yamazaki Yamazaki
2009/0302294 A1 2009/0302387 A1			2011/0131005 711 2011/0143506 A1	6/2011	
2009/0302394 A1			2011/0147791 A1		Norman et al.
2009/0309152 A1		_	2011/0147849 A1 2011/0159635 A1		Augendre et al. Doan et al.
2009/0315095 A1 2009/0317950 A1			2011/0139033 A1 2011/0170331 A1	7/2011	_
2009/0317930 A1			2011/0204917 A1	8/2011	O'Neill
2009/0321853 A1	12/2009	Cheng	2011/0221022 A1	9/2011	
2009/0321948 A1			2011/0222356 A1 2011/0227158 A1	9/2011 9/2011	
2009/0325343 A1 2010/0001282 A1			2011/0241082 A1		
		McIlrath G06F 30/398	2011/0280060 A1*	11/2011	Norman
2010(0012010	4 (2040	716/122	2011/0284946 A1	11/2011	365/148 Kiyotoshi
2010/0013049 A1 2010/0025766 A1		Tanaka Nuttinck et al.	2011/0284940 A1 2011/0284992 A1	11/2011	
2010/0025/00 A1 2010/0025825 A1		DeGraw et al.			Lung et al.
2010/0031217 A1		Sinha et al.			Yogo et al.
2010/0032635 A1		Schwerin			Ishihara et al. McIlrath G06F 30/30
2010/0038699 A1 2010/0038743 A1	2/2010	Katsumata et al.	2011/0314437 711	12/2011	716/139
2010/0036743 A1		Yamasaki	2012/0001184 A1	1/2012	Ha et al.
2010/0052134 A1		Werner et al.	2012/0003815 A1	1/2012	
2010/0058580 A1 2010/0059796 A1		Yazdani Scheuerlein	2012/0013013 A1 2012/0025388 A1		Sadaka et al. Law et al.
2010/0059790 A1 2010/0059864 A1		Mahler et al.	2012/0032250 A1	2/2012	Son et al.
2010/0078770 A1		Purushothaman et al.	2012/0034759 A1		Sakaguchi et al.
2010/0081232 A1 2010/0089627 A1		Furman et al.	2012/0063090 A1 2012/0074466 A1		Hsiao et al. Setiadi et al.
2010/0089027 A1 2010/0090188 A1		Huang et al. Fatasuyama	2012/0086100 A1		Andry
2010/0112753 A1	5/2010	•	2012/0126197 A1		Chung
2010/0112810 A1		Lee et al.	2012/0146193 A1 2012/0161310 A1		Stuber et al. Brindle et al.
2010/0117048 A1 2010/0123202 A1		Lung et al. Hofmann	2012/0169319 A1		Dennard
2010/0123480 A1		Kitada et al.	2012/0178211 A1	_	Hebert
2010/0133695 A1	6/2010		2012/0181654 A1 2012/0182801 A1	7/2012 7/2012	
2010/0133704 A1 2010/0137143 A1		Marimuthu et al. Berg et al.	2012/0182801 A1 2012/0187444 A1	7/2012	
2010/0139836 A1		Horikoshi	2012/0193785 A1		
2010/0140790 A1		Setiadi et al.	2012/0206980 A1*	8/2012	Norman
2010/0155932 A1 2010/0157117 A1	6/2010	Gambino Wang	2012/0241919 A1	9/2012	365/189.05 Mitani
2010/015/11/ 711 2010/0159650 A1	6/2010	•			Madurawe
2010/0181600 A1	7/2010		2012/0304142 A1*	11/2012	Morimoto
2010/0190334 A1 2010/0193884 A1	7/2010 8/2010	Lee Park et al.	2012/0317528 A1*	12/2012	716/119 McIlrath G06F 30/30
2010/0193964 A1		Farooq et al.	2012/031/320 /11	12/2012	716/112
2010/0219392 A1		Awaya		12/2012	Madurawe
2010/0221867 A1 2010/0224876 A1	9/2010 9/2010	Bedell et al.	2013/0026663 A1		Radu et al.
2010/0224876 A1 2010/0224915 A1		Kawashima et al.	2013/0037802 A1 2013/0049796 A1	2/2013	England Pang
2010/0225002 A1	9/2010	Law et al.	2013/0054905 A1*		Porzio G06F 12/08
2010/0232200 A1		Shepard	2012(00=0=0	0 (0 0 1 0	711/155
2010/0252934 A1 2010/0264551 A1	10/2010 10/2010		2013/0070506 A1 2013/0082235 A1		Kajigaya Gu et al.
2010/0276662 A1	11/2010	•	2013/0082233 A1 2013/0097574 A1		Balabanov et al.
2010/0289144 A1	11/2010	•	2013/0100743 A1	4/2013	Lue
2010/0297844 A1 2010/0307572 A1		Yelehanka Bedell et al.	2013/0128666 A1	5/2013	
2010/0307372 A1 2010/0308211 A1		Cho et al.	2013/0187720 A1 2013/0193550 A1	7/2013 8/2013	Sklenard et al.
2010/0308863 A1		Gliese et al.	2013/0196500 A1		Batude et al.
2010/0320514 A1 2010/0320526 A1		Tredwell Kidoh et al.	2013/0203248 A1		Ernst et al.
2010/0320320 A1 2010/0330728 A1		McCarten	2013/0207243 A1 2013/0263393 A1		Fuergut Mazumder
2010/0330752 A1	12/2010			12/2013	
2011/0001172 A1	1/2011		2014/0015136 A1		Gan et al.
2011/0003438 A1	1/2011	Lee	2014/0030871 A1	1/2014	Arriagada et al.

711/203

	U.S. P.	ATENT	DOCUMENTS	
2014/0035616	A 1	2/2014	Oda et al.	
2014/0048867	A 1	2/2014	Toh	
2014/0099761	A 1	4/2014	Kim et al.	
2014/0103959	A 1	4/2014	Andreev	
2014/0117413	A 1	5/2014	Madurawe	
2014/0120695	A 1	5/2014	Ohtsuki	
2014/0131885	A 1	5/2014	Samadi et al.	
2014/0137061	A1*	5/2014	McIlrath	G06F 30/39
				716/112
2014/0145347	A 1	5/2014	Samadi et al.	
2014/0146630	A 1	5/2014	Xie et al.	
2014/0149958	A 1	5/2014	Samadi et al.	
2014/0151774	A 1	6/2014	Rhie	
2014/0191357	A 1	7/2014	Lee	
2014/0225218	A 1	8/2014	Du	
2014/0225235	A 1	8/2014	Du	
2014/0229702	A1*	8/2014	Porzio	G11C 7/22

References Cited

(56)

2014/0252306	A 1	9/2014	Du
2014/0253196	A1	9/2014	Du et al.
2014/0264228	A1	9/2014	Toh
2014/0357054	A1	12/2014	Son et al.
2015/0021785	A1	1/2015	Lin
2015/0034898	A1	2/2015	Wang
2015/0243887	A1	8/2015	Saitoh
2015/0255418	A 1	9/2015	Gowda
2015/0279829	A1	10/2015	Kuo
2015/0340369	A 1	11/2015	Lue
2016/0049201	A 1	2/2016	Lue
2016/0104780	A1	4/2016	Mauder
2016/0133603	A1	5/2016	Ahn
2016/0141299	A 1	5/2016	Hong
2016/0141334	A1	5/2016	Takaki
2016/0307952	A1	10/2016	Huang
2016/0343687	A1	11/2016	Vadhavkar
2017/0069601	A1	3/2017	Park
2017/0092371	A1	3/2017	Harari
2017/0098596	A1	4/2017	Lin
2017/0148517	A1	5/2017	Harari
2017/0179146	A 1	6/2017	
2017/0221900	A1	8/2017	Widjaja
2017/0278858	A 1	9/2017	Walker
2018/0090219		3/2018	
2018/0090368	A1		Eun-Jeong et al.
2018/0108416		4/2018	Harari
2018/0294284		10/2018	Tarakji
2019/0006009		1/2019	Harari
2019/0043836		2/2019	Fastow et al.
2019/0067327		2/2019	Herner
2019/0157296		5/2019	Harari et al.
2020/0020408		1/2020	Norman
2020/0020718		1/2020	Harari et al.
2020/0051990		2/2020	Harari et al.
2020/0105773		4/2020	Morris et al.
2020/0227123	A1	7/2020	Salahuddin et al
2020/0243486	A 1	7/2020	Quader et al.

OTHER PUBLICATIONS

Kim, J.Y., et al., "The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor (RCAT) for 88 nm feature size and beyond," 2003 Symposium on VLSI Technology Digest of Technical Papers, pp. 11-12, Jun. 10-12, 2003.

Kim, J.Y., et al., "The excellent scalability of the RCAT (recess-channel-array-transistor) technology forsub-70nm DRAM feature size and beyond," 2005 IEEE VLSI-TSA International Symposium, pp. 33-34, Apr. 25-27, 2005.

Abramovici, Breuer and Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990, pp. 432-447. Yonehara, T., et al., "ELTRAN: SOI-Epi Wafer by Epitaxial Layer transfer from porous Silicon", the 198th Electrochemical Society

Meeting, abstract No. 438 (2000).

Yonehara, T. et al., "Eltran®, Novel SOI Wafer Technology," JSAP International, Jul. 2001, pp. 10-16, No. 4.

Suk, S. D., et al., "High performance 5 nm radius twin silicon nanowire MOSFET(TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability," in Proc. IEDM Tech. Dig., 2005, pp. 717-720.

Bangsaruntip, S., et al., "High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling," Electron Devices Meeting (IEDM), 2009 IEEE International, pp. 297-300, Dec. 7-9, 2009.

Burr, G. W., et al., "Overview of candidate device technologies for storage-class memory," IBM Journal of Research and Development, vol. 52, No. 4.5, pp. 449-464, Jul. 2008.

Bez, R., et al., "Introduction to Flash memory," Proceedings IEEE, 91(4), 489-502 (2003).

Auth, C., et al., "45nm High-k + Metal Gate Strain-Enchanced Transistors," Symposium on VLSI Technology Digest of Technical Papers, 2008, pp. 128-129.

Jan, C. H., et al., "A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications," IEEE International Electronic Devices Meeting (IEDM), Dec. 7-9, 2009, pp. 1-4.

Mistry, K., "A 45nm Logic Technology With High-K+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-Free Packaging," Electron Devices Meeting, 2007, IEDM 2007, IEEE International, Dec. 10-12, 2007, p. 247.

Ragnarsson, L., et al., "Ultralow-EOT (5 Å) Gate-First and Gate-Last High Performance CMOS Achieved by Gate-Electrode Optimization," IEDM Tech. Dig., pp. 663-666, 2009.

Sen, P & Kim, C.J., "A Fast Liquid-Metal Droplet Microswitch Using EWOD-Driven Contact-Line Sliding", Journal of Microelectromechanical Systems, vol. 18, No. 1, Feb. 2009, pp. 174-185.

Iwai, H., et.al., "NiSi Salicide Technology for Scaled CMOS," Microelectronic Engineering, 60 (2002), pp 157-169.

Froment, B., et.al., "Nickel vs. Cobalt Silicide integration forsub-50nm CMOS", IMEC ESS Circuits, 2003. pp. 215-219.

James, D., "65 and 45-nm Devices—an Overview", Semicon West, Jul. 2008, paper No. ctr_024377.

Davis, J.A., et.al., "Interconnect Limits on Gigascale Integration(GSI) in the 21st Century", Proc. IEEE, vol. 89, No. 3, pp. 305-324, Mar. 2001.

Shino, T., et al., "Floating Body RAM Technology and its Scalability to 32nm Node and Beyond," Electron Devices Meeting, 2006, IEDM '06, International, pp. 1-4, Dec. 11-13, 2006.

Hamamoto, T., et al., "Overview and future challenges of floating body Ram (FBRAM) technology for 32 nm technology node and beyond", Solid-State Electronics, vol. 53, Issue 7, Papers Selected from the 38th European Solid-State Device Research Conference—ESSDERC'08, Jul. 2009, pp. 676-683.

Okhonin, S., et al., "New Generation of Z-RAM", Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pp. 925-928, Dec. 10-12, 2007.

Henttinen, K. et al., "Mechanically Induced Si Layer Transfer in Hydrogen-Implanted Si Wafers," Applied Physics Letters, Apr. 24, 2000, p. 2370-2372, vol. 76, No. 17.

Lee, C.-W., et al., "Junctionless multigate field-effect transistor," Applied Physics Letters, vol. 94, pp. 053511-1 to 053511-2, 2009. Park, S. G., et al., "Implementation of HfSiON gate dielectric for sub-60nm DRAM dual gate oxide with recess channel array transistor (RCAT) and tungsten gate," International Electron Devices Meeting, IEDM 2004, pp. 515-518, Dec. 13-15, 2004.

Kim, J.Y., et al., "S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond," 2005 Symposium on VLSI Technology Digest of Technical Papers, 2005 pp. 34-35, Jun. 14-16, 2005.

Oh, H.J., et al., "High-density low-power-operating DRAM device adopting 6F2 cell scheme with novel S-RCAT structure on 80nm feature size and beyond," Solid-State Device Research Conference, ESSDERC 2005. Proceedings of 35th European, pp. 177-180, Sep. 12-16, 2005.

OTHER PUBLICATIONS

Chung, S.-W., et al., "Highly Scalable Saddle-Fin (S-Fin) Transistor for Sub-50nm DRAM Technology," 2006 Symposium on VLSI Technology Digest of Technical Papers, pp. 32-33.

Lee, M. J., et al., "A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor," IEEE Transactions on Electron Devices, vol. 54, No. 12, pp. 3325-3335, Dec. 2007.

Henttinen, K. et al., "Cold ion-cutting of hydrogen implanted Si," J. Nucl. Instr, and Meth, in Phys. Res. B, 2002, pp. 761-766, vol. 190.

Brumfiel, G., "Solar cells sliced and diced", May 19, 2010, Nature News.

Dragoi, et al., "Plasma-activated wafer bonding: the new low-temperature tool for MEMS fabrication", Proc. SPIE, vol. 6589, 65890T (2007).

Vengurlekar, A., et al., "Mechanism of Dopant Activation Enhancement in Shallow Junctions by Hydrogen", Proceedings of the Materials Research Society, vol. 864, Spring 2005, E9.28.1-6.

Yamada, M. et al., "Phosphor Free High-Luminous-Efficiency White Light-Emitting Diodes Composed of InGaN Multi-Quantum Well," Japanese Journal of Applied Physics, 2002, pp. L246-L248, vol. 41. Guo, X. et al., "Cascade single-chip phosphor-free white light emitting diodes," Applied Physics Letters, 2008, pp. 013507-1-013507-3, vol. 92.

Takafuji, Y. et al., "Integration of Single Crystal Si TFTs and Circuits on a Large Glass Substrate," IEEE International Electron Devices Meeting (IEDM), Dec. 7-9, 2009, pp. 1-4.

Wierer, J.J. et al., "High-power AlGaInN flip-chip light-emitting diodes," Applied Physics Letters, May 28, 2001, pp. 3379-3381, vol. 78, No. 22.

El-Gamal, A., "Trends in CMOS Image Sensor Technology and Design," International Electron Devices Meeting Digest of Technical Papers, Dec. 2002.

Ahn, S.W., "Fabrication of a 50 nm half-pitch wire grid polarizer using nanoimprint lithography," Nanotechnology, 2005, pp. 1874-1877, vol. 16, No. 9.

Johnson, R.C., "Switching LEDs on and off to enlighten wireless communications," EE Times, Jun. 2010, last accessed Oct. 11, 2010, http://www.embeddedinternetdesign.com/design/225402094.

Ohsawa, et al., "Autonomous Refresh of Floating Body Cell (FBC)", International Electron Device Meeting, 2008, pp. 801-804.

Chen, P., et al., "Effects of Hydrogen Implantation Damage on the Performance of InP/InGaAs/InP p-i-n Photodiodes, Transferred on Silicon," Applied Physics Letters, vol. 94, No. 1, Jan. 2009, pp. 012101-1 to 012101-3.

Lee, D., et al., "Single-Crystalline Silicon Micromirrors Actuated by Self-Aligned Vertical Electrostatic Combdrives with Piston-Motion and Rotation Capability," Sensors and Actuators A114, 2004, pp. 423-428.

Shi, X., et al., "Characterization of Low-Temperature Processed Single-Crystalline Silicon Thin-Film Transistor on Glass," IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 574-576. Chen, W., et al., "InP Layer Transfer with Masked Implantation," Electrochemical and Solid-State Letters, Issue 12, No. 4, Apr. 2009, H149-150.

Feng, J., et al., "Integration of Germanium-on-Insulator and Silicon MOSFETs on a Silicon Substrate," IEEE Electron Device Letters, vol. 27, No. 11, Nov. 2006, pp. 911-913.

Zhang, S., et al., "Stacked CMOS Technology on SOI Substrate," IEEE Electron Device Letters, vol. 25, No. 9, Sep. 2004, pp. 661-663.

Brebner, G., "Tooling up for Reconfigurable System Design," IEE Colloquium on Reconfigurable Systems, 1999, Ref. No. 1999/061, pp. 2/1-2/4.

Bae, Y.-D., "A Single-Chip Programmable Platform Based on a Multithreaded Processor and Configurable Logic Clusters," 2002 IEEE International Solid-State Circuits Conference, Feb. 3-7, 2002, Digest of Technical Papers, ISSCC, vol. 1, pp. 336-337.

Lu, N.C.C., et al., "A Buried-Trench DRAM Cell Using a Selfaligned Epitaxy Over Trench Technology," Electron Devices Meeting, IEDM '88 Technical Digest, International, 1988, pp. 588-591. Valsamakis, E.A., "Generator for a Custom Statistical Bipolar Transistor Model," IEEE Journal of Solid-State Circuits, Apr. 1985, pp. 586-589, vol. SC-20, No. 2.

Srivastava, P. et al., "Silicon Substrate Removal of GaN DHFETs for enhanced (>1100V) Breakdown Voltage," Aug. 2010, IEEE Electron Device Letters, vol. 31, No. 8, pp. 851-852.

Gosele, U., et al., "Semiconductor Wafer Bonding," Annual Review of Materials Science, Aug. 1998, pp. 215-241, vol. 28.

Spangler, L.J et al., "A Technology for High Performance Single-Crystal Silicon-on-Insulator Transistors," IEEE Electron Device Letters, Apr. 1987, pp. 137-139, vol. 8, No. 4.

Larrieu, G., et al., "Low Temperature Implementation of Dopant-Segregated Band-edger Metallic S/D junctions in Thin-Body SOI p-MOSFETs", Proceedings IEDM, 2007, pp. 147-150.

Qui, Z., et al., "A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering", IEEE Transactions on Electron Devices, vol. 55, No. 1, Jan. 2008, pp. 396-403.

Khater, M.H., et al., "High-k/Metal-Gate Fully Depleted SOI CMOS With Single-Silicide Schottky Source/Drain With Sub-30-nm Gate Length", IEEE Electron Device Letters, vol. 31, No. 4, Apr. 2010, pp. 275-277.

Abramovici, M., "In-system silicon validation and debug", (2008) IEEE Design and Test of Computers, 25 (3), pp. 216-223.

Saxena, P., et al., "Repeater Scaling and Its Impact on CAD", IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 4, Apr. 2004.

Abrmovici, M., et al., A reconfigurable design-for-debug infrastructure for SoCs, (2006) Proceedings—Design Automation Conference, pp. 7-12.

Anis, E., et al., "Low cost debug architecture using lossy compression for silicon debug", (2007) Proceedings of the IEEE/ACM Design, pp. 225-230.

Anis, E., et al., "On using lossless compression of debug data in embedded logic analysis", (2007) Proceedings of the IEEE International Test Conference, paper 18.3, pp. 1-10.

Boule, M., et al., "Adding debug enhancements to assertion checkers for hardware emulation and silicon debug", (2006) Proceedings of the IEEE International Conference on Computer Design, pp. 294-299.

Boule, M., et al., "Assertion checkers in verification, silicon debug and in-field diagnosis", (2007) Proceedings—Eighth International Symposium on Quality Electronic Design, ISQED 2007, pp. 613-618.

Burtscher, M., et al., "The VPC trace-compression algorithms", (2005) IEEE Transactions on Computers, 54 (11), Nov. 2005, pp. 1329-1344.

Frieden, B., "Trace port on powerPC 405 cores", (2007) Electronic Product Design, 28 (6), pp. 12-14.

Hopkins, A.B.T., et al., "Debug support for complex systems on-chip: A review", (2006) IEEE Proceedings: Computers and Digital Techniques, 153 (4), Jul. 2006, pp. 197-207.

Hsu, Y.-C., et al., "Visibility enhancement for silicon debug", (2006) Proceedings—Design Automation Conference, Jul. 24-28, 2006, San Francisco, pp. 13-18.

Josephson, D., et al., "The crazy mixed up world of silicon debug", (2004) Proceedings of the Custom Integrated Circuits Conference, paper 30-1, pp. 665-670.

Josephson, D.D., "The manic depression of microprocessor debug", (2002) IEEE International Test Conference (TC), paper 23.4, pp. 657-663.

Ko, H.F., et al., "Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug", (2009) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28 (2), pp. 285-297.

Ko, H.F., et al., "Distributed embedded logic analysis for post-silicon validation of SOCs", (2008) Proceedings of the IEEE International Test Conference, paper 16.3, pp. 755-763.

OTHER PUBLICATIONS

Ko, H.F., et al., "Functional scan chain design at RTL for skewed-load delay fault testing", (2004) Proceedings of the Asian Test Symposium, pp. 454-459.

Ko, H.F., et al., "Resource-efficient programmable trigger units for post-silicon validation", (2009) Proceedings of the 14th IEEE European Test Symposium, ETS 2009, pp. 17-22.

Liu, X., et al., "On reusing test access mechanisms for debug data transfer in SoC post-silicon validation", (2008) Proceedings of the Asian Test Symposium, pp. 303-308.

Liu, X., et al., "Trace signal selection for visibility enhancement in post-silicon validation", (2009) Proceedings DATE, pp. 1338-1343. McLaughlin, R., et al., "Automated debug of speed path failures using functional tests", (2009) Proceedings of the IEEE VLSI Test Symposium, pp. 91-96.

Morris, K., "On-Chip Debugging—Built-in Logic Analyzers on your FPGA", (2004) Journal of FPGA and Structured ASIC, 2 (3). Nicolici, N., et al., "Design-for-debug for post-silicon validation: Can high-level descriptions help?", (2009) Proceedings—IEEE International High-Level Design Validation and Test Workshop, HLDVT, pp. 172-175.

Park, S.-B., et al., "IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization", (2008) Design Automation Conference (DAC08), Jun. 8-13, 2008, Anaheim, CA, USA, pp. 373-378.

Park, S.-B., et al., "Post-silicon bug localization in processors using instruction footprint recording and analysis (IFRA)", (2009) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28 (10), pp. 1545-1558.

Moore, B., et al., "High Throughput Non-contact SiP Testing", (2007) Proceedings—International Test Conference, paper 12.3. Riley, M.W., et al., "Cell broadband engine debugging for unknown events", (2007) IEEE Design and Test of Computers, 24 (5), pp. 486-493.

Vermeulen, B., "Functional debug techniques for embedded systems", (2008) IEEE Design and Test of Computers, 25 (3), pp. 208-215.

Vermeulen, B., et al., "Automatic Generation of Breakpoint Hardware for Silicon Debug", Proceeding of the 41st Design Automation Conference, Jun. 7-11, 2004, p. 514-517.

Vermeulen, B., et al., "Design for debug: Catching design errors in digital chips", (2002) IEEE Design and Test of Computers, 19 (3), pp. 37-45.

Vermeulen, B., et al., "Core-based scan architecture for silicon debug", (2002) IEEE International Test Conference (TC), pp. 638-647.

Vanrootselaar, G. J., et al., "Silicon debug: scan chains alone are not enough", (1999) IEEE International Test Conference (TC), pp. 892-902.

Kim, G.-S., et al., "A 25-mV-sensitivity 2-GB/s optimum-logic-threshold capacitive-coupling receiver for wireless wafer probing systems", (2009) IEEE Transactions on Circuits and Systems II: Express Briefs, 56 (9), pp. 709-713.

Sellathamby, C.V., et al., "Non-contact wafer probe using wireless probe cards", (2005) Proceedings—International Test Conference, 2005, pp. 447-452.

Jung, S.-M., et al., "Soft Error Immune 0.46pm2 SRAM Cell with MIM Node Capacitor by 65nm CMOS Technology for Ultra High Speed SRAM", IEDM 2003, pp. 289-292.

Brillouet, M., "Emerging Technologies on Silicon", IEDM 2004, pp. 17-24.

Meindl, J. D., "Beyond Moore's Law: The Interconnect Era", IEEE Computing in Science & Engineering, Jan./Feb. 2003, pp. 20-24. Lin, X., et al., "Local Clustering 3-D Stacked CMOS Technology for Interconnect Loading Reduction", IEEE Transactions on electron Devices, vol. 53, No. 6, Jun. 2006, pp. 1405-1410.

He, T., et al., "Controllable Molecular Modulation of Conductivity in Silicon-Based Devices", J. Am. Chern. Soc. 2009, 131, 10023-10030.

Henley, F., "Engineered Substrates Using the Nanocleave Process", SemiconWest, TechXPOT Conference—Challenges in Device Scaling, Jul. 19, 2006, San Francisco.

Diamant, G., et al., "Integrated Circuits based on Nanoscale Vacuum Phototubes", Applied Physics Letters 92, 262903-1 to 262903-3 (2008).

Landesberger, C., et al., "Carrier techniques for thin wafer processing", CS Mantech Conference, May 14-17, 2007 Austin, Texas, pp. 33-36.

Shen, W., et al., "Mercury Droplet Micro switch for Re-configurable Circuit Interconnect", The 12th International Conference on Solid State Sensors, Actuators and Microsystems. Boston, Jun. 8-12, 2003, pp. 464-467.

Bangsaruntip, S., et al., "Gate-all-around Silicon Nanowire 25-Stage CMOS Ring Oscillators with Diameter Down to 3 nm", 2010 Symposium on VLSI Technology Digest of papers, pp. 21-22.

Borland, J.O., "Low Temperature Activation Of Ion Implanted Dopants: A Review", International Workshop on Junction technology 2002, S7-3, Japan Society of Applied Physics, pp. 85-88.

Vengurlekar, A., et al., "Hydrogen Plasma Enhancement of Boron Activation in Shallow Junctions", Applied Physics Letters, vol. 85, No. 18, Nov. 1, 2004, pp. 4052-4054.

El-Maleh, A. H., et al., "Transistor-Level Defect Tolerant Digital System Design at the Nanoscale", Research Proposal Submitted to Internal Track Research Grant Programs, 2007. Internal Track Research Grant Programs.

Austin, T., et al., "Reliable Systems on Unreliable Fabrics", IEEE Design & Test of Computers, Jul./Aug. 2008, vol. 25, issue 4, pp. 322-332.

Borkar, S., "Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation", IEEE Micro, IEEE Computer Society, Nov.-Dec. 2005, pp. 10-16. Zhu, S., et al., "N-Type Schottky Barrier Source/Drain MOSFET Using Ytterbium Silicide", IEEE Electron Device Letters, vol. 25, No. 8, Aug. 2004, pp. 565-567.

Zhang, Z., et al., "Sharp Reduction of Contact Resistivities by Effective Schottky Barrier Lowering With Silicides as Diffusion Sources," IEEE Electron Device Letters, vol. 31, No. 7, Jul. 2010, pp. 731-733.

Lee, R. T.P., et al., "Novel Epitaxial Nickel Aluminide-Silicide with Low Schottky-Barrier and Series Resistance for Enhanced Performance of Dopant-Segregated Source/Drain N-channel MuGFETs", 2007 Symposium on VLSI Technology Digest of Technical Papers, pp. 108-109.

Awano, M., et al., "Advanced DSS MOSFET Technology for Ultrahigh Performance Applications", 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 24-25.

Choi, S.-J., et al., "Performance Breakthrough in NOR Flash Memory with Dopant-Segregated Schottky-Barrier (DSSB) SONOS Devices", 2009 Symposium of VLSI Technology Digest, pp. 222-223.

Zhang, M., et al., "Schottky barrier height modulation using dopant segregation in Schottky-barrier SOI-MOSFETs", Proceeding of ESSDERC, Grenoble, France, 2005, pp. 457-460.

Larrieu, G., et al., "Arsenic-Segregated Rare-Earth Silicide Junctions: Reduction of Schottky Barrier and Integration in Metallic n-MOSFETs on SOI", IEEE Electron Device Letters, vol. 30, No. 12, Dec. 2009, pp. 1266-1268.

Ko, C.H., et al., "NiSi Schottky Barrier Process-Strained Si (SB-PSS) CMOS Technology for High Performance Applications", 2006 Symposium on VLSI Technology Digest of Technical Papers.

Kinoshita, A., et al., "Solution for High-Performance Schottky-Source/Drain MOSFETs: Schottky Barrier Height Engineering with Dopant Segregation Technique", 2004 Symposium on VLSI Technology Digest of Technical Papers, pp. 168-169.

Kinoshita, A., et al., "High-performance 50-nm-Gate-Length Schottky-Source/Drain MOSFETs with Dopant-Segregation Junctions", 2005 Symposium on VLSI Technology Digest of Technical Papers, pp. 158-159.

Kaneko, A., et al., "High-Performance FinFET with Dopant-Segregated Schottky Source/Drain", IEDM 2006.

OTHER PUBLICATIONS

Kinoshita, A., et al., "Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors", IEDM 2006.

Kinoshita, A., et al., "Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs", IEDM 2006.

Choi, S.-J., et al., "High Speed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications", 2008 IEDM, pp. 223-226. Chin, Y.K., et al., "Excimer Laser-Annealed Dopant Segregated Schottky (ELA-DSS) Si Nanowire Gate-All-Around (GAA) pFET with Near Zero Effective Schottky Barrier Height (SBH)", IEDM 2009, pp. 935-938.

Agoura Technologies white paper, "Wire Grid Polarizers: a New High Contrast Polarizer Technology for Liquid Crystal Displays", 2008, pp. 1-12.

Unipixel Displays, Inc. white paper, "Time Multi-plexed Optical Shutter (TMOS) Displays", Jun. 2007, pp. 1-49.

Azevedo, I. L., et al., "The Transition to Solid-State Lighting", Proc. IEEE, vol. 97, No. 3, Mar. 2009, pp. 481-510.

Crawford, M.H., "LEDs for Solid-State Lighting: Performance Challenges and Recent Advances", IEEE Journal of Selected Topics in Quantum Electronics, vol. 15, No. 4, Jul./Aug. 2009, pp. 1028-1040.

Tong, Q.-Y., et al., "A "smarter-cut" approach to low temperature silicon layer transfer", Applied Physics Letters, vol. 72, No. 1, Jan. 5, 1998, pp. 49-51.

Tong, Q.-Y., et al., "Low Temperature Si Layer Splitting", Proceedings 1997 IEEE International SOI Conference, Oct. 1997, pp. 126-127.

Nguyen, P., et al., "Systematic study of the splitting kinetic of H/He co-implanted substrate", SOI Conference, 2003, pp. 132-134.

Ma, X., et al., "A high-quality SOI structure fabricated by low-temperature technology with B+/H+ co-implantation and plasma bonding", Semiconductor Science and Technology, vol. 21, 2006, pp. 959-963.

Yu, C.Y., et al., "Low-temperature fabrication and characterization of Ge-on-insulator structures", Applied Physics Letters, vol. 89, 101913-1 to 101913-2 (2006).

Li, Y. A., et al., "Surface Roughness of Hydrogen Ion Cut Low Temperature Bonded Thin Film Layers", Japan Journal of Applied Physics, vol. 39 (2000), Part 1, No. 1, pp. 275-276.

Hoechbauer, T., et al., "Comparison of thermally and mechanically induced Si layer transfer in hydrogen-implanted Si wafers", Nuclear Instruments and Methods in Physics Research B, vol. 216 (2004), pp. 257-263.

Aspar, B., et al., "Transfer of structured and patterned thin silicon films using the Smart-Cut process", Electronics Letters, Oct. 10, 1996, vol. 32, No. 21, pp. 1985-1986.

Agarwal, A., et al., "Efficient production of silicon-on-insulator films by co-implantation of He+ with H+" Applied Physics Letters, vol. 72, No. 9, Mar. 1998, pp. 1086-1088.

Cook III, G. O., et al., "Overview of transient liquid phase and partial transient liquid phase bonding," Journal of Material Science, vol. 46, 2011, pp. 5305-5323.

Moustris, G. P., et al., "Evolution of autonomous and semi-autonomous robotic surgical systems: a review of the literature," International Journal of Medical Robotics and Computer Assisted Surgery, Wiley Online Library, 2011, DOI: 10.10002/rcs.408.

Subbarao, M., et al., "Depth from Defocus: A Spatial Domain Approach," International Journal of Computer Vision, vol. 13, No. 3, pp. 271-294 (1994).

Subbarao, M., et al., "Focused Image Recovery from Two Defocused Images Recorded with Different Camera Settings," IEEE Transactions on Image Processing, vol. 4, No. 12, Dec. 1995, pp. 1613-1628.

Guseynov, N. A., et al., "Ultrasonic Treatment Restores the Photoelectric Parameters of Silicon Solar Cells Degraded under the Action of 60Cobalt Gamma Radiation," Technical Physics Letters, vol. 33, No. 1, pp. 18-21 (2007).

Gawlik, G., et al., "GaAs on Si: towards a low-temperature "smart-cut" technology", Vacuum, vol. 70, pp. 103-107 (2003).

Weldon, M. K., et al., "Mechanism of Silicon Exfoliation Induced by Hydrogen/Helium Co-implantation," Applied Physics Letters, vol. 73, No. 25, pp. 3721-3723 (1998).

Miller, D.A.B., "Optical interconnects to electronic chips," Applied Optics, vol. 49, No. 25, Sep. 1, 2010, pp. F59-F70.

En, W. G., et al., "The Genesis Process": A New SOI wafer fabrication method, Proceedings 1998 IEEE International SOI Conference, Oct. 1998, pp. 163-164.

Uchikoga, S., et al., "Low temperature poly-Si TFT-LCD by excimer laser anneal," Thin Solid Films, vol. 383 (2001), pp. 19-24.

He, M., et al., "Large Polycrystalline Silicon Grains Prepared by Excimer Laser Crystallization of Sputtered Amorphous Silicon Film with Process Temperature at 100 ° C.," Japanese Journal of Applied Physics, vol. 46, No. 3B, 2007, pp. 1245-1249.

Kim, S.D., et al., "Advanced source/drain engineering for box-shaped ultra shallow junction formation using laser annealing and pre-amorphization implantation in sub-100-nm SOI CMOS," IEEE Trans. Electron Devices, vol. 49, No. 10, pp. 1748-1754, Oct. 2002. Ahn, J., et al., "High-quality MOSFET's with ultrathin LPCVD gate SiO2," IEEE Electron Device Lett., vol. 13, No. 4, pp. 186-188, Apr. 1992.

Yang, M., et al., "High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientation," Proceedings IEDM 2003.

Yin, H., et al., "Scalable 3-D finlike poly-Si TFT and its nonvolatile memory application," IEEE Trans. Electron Devices, vol. 55, No. 2, pp. 578-584, Feb. 2008.

Kawaguchi, N., et al., "Pulsed Green-Laser Annealing for Single-Crystalline Silicon Film Transferred onto Silicon wafer and Non-alkaline Glass by Hydrogen-Induced Exfoliation," Japanese Journal of Applied Physics, vol. 46, No. 1, 2007, pp. 21-23.

Faynot, O. et al., "Planar Fully depleted SOI technology: A Powerful architecture for the 20nm node and beyond," Electron Devices Meeting (IEDM), 2010 IEEE International, vol., no., pp. 3.2.1, 3.2.4, Dec. 6-8, 2010.

Khakifirooz, A., "ETSOI Technology for 20nm and Beyond", SOI Consortium Workshop: Fully Depleted SOI, Apr. 28, 2011, Hsinchu Taiwan.

Kim, I.-K., et al., "Advanced Integration Technology for a Highly Scalable SOI DRAM with SOC (Silicon-On-Capacitors)", IEDM 1996, pp. 96-605-608, 22.5.4.

Lee, B.H., et al., "A Novel CMP Method for cost-effective Bonded SOI Wafer Fabrication," Proceedings 1995 IEEE International SOI Conference, Oct. 1995, pp. 60-61.

Choi, Sung-Jin, et al., "Performance Breakthrough in NOR Flash Memory with Dopant-Segregated Schottky-Barrier (DSSB) SONOS Devices," paper 11B-3, 2009 Symposium on VLSI Technology, Digest of Technical Papers, pp. 222-223.

Chang, Wei, et al., "Drain-induced Schottky barrier source-side hot carriers and its application to program local bits of nanowire charge-trapping memories," Japanese Journal of Applied Physics 53, 094001 (2014) pp. 094001-1 to 094001-5.

Topol, A.W., et al., "Enabling SOI-Based Assembly Technology for Three-Dimensional (3D) Integrated Circuits (ICs)," IEDM Tech. Digest, Dec. 5, 2005, pp. 363-366.

Demeester, p et al., "Epitaxial lift-off and its applications," Semicond. Sci. Technol., 1993, pp. 1124-1135, vol. 8.

Yoon, J., et al., "GaAs Photovoltaics and optoelectronics using releasable multilayer epitaxial assemblies", Nature, vol. 465, May 20, 2010, pp. 329-334.

Bakir and Meindl, "Integrated Interconnect Technologies for 3D Nanoelectronic Systems", Artech House, 2009, Chapter 13, pp. 389-419.

Tanaka, H., et al., "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory," VLSI Technology, 2007 IEEE Symposium on , vol. no., pp. 14-15, Jun. 12-14, 2007.

OTHER PUBLICATIONS

Lue, H.-T., et al., "A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device," Symposium on VLSI Technology, 2010, pp. 131-132.

Kim, W., et al., "Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage", Symposium on VLSI Technology Digest of Technical Papers, 2009, pp. 188-189. Dicioccio, L., et al., "Direct bonding for wafer level 3D integration", ICICDT 2010, pp. 110-113.

Kim, W., et al., "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage," Symposium on VLSI Technology, 2009, pp. 188-189.

Walker, A. J., "Sub-50nm Dual-Gate Thin-Film Transistors for Monolithic 3-D Flash", IEEE Trans. Elect. Dev., vol. 56, No. 11, pp. 2703-2710, Nov. 2009.

Hubert, A., et al., "A Stacked SONOS Technology, Up to 4 Levels and 6nm Crystalline Nanowires, with Gate-All-Around or Independent Gates (ΦFlash), Suitable for Full 3D Integration", International Electron Devices Meeting, 2009, pp. 637-640.

Celler, G.K et al., "Frontiers of silicon-on-insulator," J. App. Phys., May 1, 2003, pp. 4955-4978, vol. 93, No. 9.

Rajendran, B., et al., "Electrical Integrity of MOS Devices in Laser Annealed 3D Ic Structures", proceedings VLSI Multi Level Interconnect Conference 2004, pp. 73-74.

Rajendran, B., "Sequential 3D IC Fabrication: Challenges and Prospects", Proceedings of VLSI Multi Level Interconnect Conference 2006, pp. 57-64.

Jung, S.-M., et al., "The revolutionary and truly 3-dimensional 25F2 Sram technology with the smallest S3 (stacked single-crystal Si) cell, 0.16um2, and SSTFT (stacked single-crystal thin film transistor) for ultra high density Sram," VLSI Technology, 2004. Digest of Technical Papers, pp. 228-229, Jun. 15-17, 2004.

Hui, K. N., et al., "Design of vertically-stacked polychromatic light-emitting diodes," Optics Express, Jun. 8, 2009, pp. 9873-9878, vol. 17, No. 12.

Chuai, D. X., et al., "A Trichromatic Phosphor-Free White Light-Emitting Diode by Using Adhesive Bonding Scheme," Proc. SPIE, 2009, vol. 7635.

Suntharalingam, V et al., "Megapixel CMOS Image Sensor Fabricated in Three-Dimensional Integrated Circuit Technology," Solid-State Circuits Conference, Digest of Technical Papers, ISSCC, Aug. 29, 2005, pp. 356-357, vol. 1.

Coudrain, p et al., "Setting up 3D Sequential Integration for Back-Illuminated CMOS Image Sensors with Highly Miniaturized Pixels with Low Temperature Fully-Depleted SOI Transistors," IEDM, 2008, pp. 1-4.

Flamand, G. et al., "Towards Highly Efficient 4-Temiinal Mechanical Photovoltaic Stacks," III-Vs Review, Sep.-Oct. 2006, pp. 24-27, vol. 19, Issue 7.

Zahler, J.M et al., "Wafer Bonding and Layer Transfer Processes for High Efficiency Solar Cells," Photovoltaic Specialists Conference, Conference Record of the Twenty-Ninth IEEE, May 19-24, 2002, pp. 1039-1042.

Sekar, D. C., et al., "A 3D-IC Technology with Integrated Microchannel Cooling", Proc. Intl. Interconnect Technology Conference, 2008, pp. 13-15.

Brunschweiler, T., et al., "Forced Convective Interlayer Cooling in Vertically Integrated Packages," Proc. Intersoc. Conference on Thermal Management (ITHERM), 2008, pp. 1114-1125.

Yu, H., et al., "Allocating Power Ground Vias in 3D ICs for Simultaneous Power and Thermal Integrity" ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 14, No. 3, Article 41, May 2009, pp. 41.1-41.31.

Motoyoshi, M., "3D-IC Integration," 3rd Stanford and Tohoku University Joint Open Workshop, Dec. 4, 2009, pp. 1-52.

Wong, S., et al., "Monolithic 3D Integrated Circuits," VLSI Technology, Systems and Applications, 2007, International Symposium on VLSI-TSA 2007, pp. 1-4.

Batude, P., et al., "Advances in 3D CMOS Sequential Integration," 2009 IEEE International Electron Devices Meeting (Baltimore, Maryland), Dec. 7-9, 2009, pp. 345-348.

Tan, C.S., et al., "Wafer Level 3-D ICs Process Technology," ISBN-10: 0387765328, Springer, 1st Ed., Sep. 19, 2008, pp. v-xii, 34, 58, and 59.

Yoon, S.W et al., "Fabrication and Packaging of Microbump Interconnections for 3D Tsv," IEEE International Conference on 3D System Integration (3DIC), Sep. 28-30, 2009, pp. 1-5.

Franzon, p. D et al., "Design and CAD for 3D Integrated Circuits," 45th ACM/IEEE Design, Automation Conference (DAC), Jun. 8-13, 2008, pp. 668-673.

Lajevardi, P., "Design of a 3-Dimension FPGA," Thesis paper, University of British Columbia, Submitted to Dept. of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Jul. 2005, pp. 1-71.

Dong, C et al., "Reconfigurable Circuit Design with Nanomaterials," Design, Automation & Test in Europe Conference & Exhibition, Apr. 20-24, 2009, pp. 442-447.

Razavi, S.A., et al., "A Tileable Switch Module Architecture for Homogeneous 3D FPGAs," IEEE International Conference on 3D System Integration (3DIC), Sep. 28-30, 2009, 4 pages.

BAKIRM., et al., "3D Device-Stacking Technology for Memory," Chptr. 13.4, pp. 407-410, in "Integrated Interconnect Technologies for 3D Nano Electronic Systems", 2009, Artech House.

Weis, M et al., "Stacked 3-Dimensional 6T SRAM Cell with Independent Double Gate Transistors," IC Design and Technology, May 18-20, 2009.

DOUCETTE, P., "Integrating Photonics: Hitachi, Oki Put LEDs on Silicon," Solid State Technology, Jan. 2007, p. 22, vol. 50, No. 1. Luo, Z.S et al., "Enhancement of (In, Ga)N Light-emitting Diode Performance by Laser Liftoff and Transfer from Sapphire to Silicon," Photonics Technology Letters, Oct. 2002, pp. 1400-1402, vol. 14, No. 10.

Zahler, J.M et al., "Wafer Bonding and Layer Transfer Processes for High Efficiency Solar Cells," NCPV and Solar Program Review Meeting, 2003, pp. 723-726.

Kada, M., "Updated results of R&D on functionally innovative 3D-integrated circuit (dream chip) technology in FY2009", (2010) International Microsystems Packaging Assembly and Circuits Technology Conference, IMPACT 2010 and International 3D Ic Conference, Proceedings.

Kada, M., "Development of functionally innovative 3D-integrated circuit (dream chip) technology / high-density 3D-integration technology for multifunctional devices", (2009) IEEE International Conference on 3D System Integration, 3DIC 2009.

Marchal, P., et al., "3-D technology assessment: Path-finding the technology/design sweet-spot", (2009) Proceedings of the IEEE, 97 (1), pp. 96-107.

Xie, Y., et al., "Design space exploration for 3D architectures", (2006) ACM Journal on Emerging Technologies in Computing Systems, 2 (2), Apr. 2006, pp. 65-103.

Souri, S., et al., "Multiple Si layers ICs: motivation, performance analysis, and design Implications", (2000) Proceedings—Design Automation Conference, pp. 213-220.

Vinet, M., et.al., "3D monolithic integration: Technological challenges and electrical results", Microelectronic Engineering Apr. 2011 vol. 88, Issue 4, pp. 331-335.

Bobba, S et al., "CELONCEL: Effective Design Technique for 3-D Monolithic Integration targeting High Performance Integrated Circuits", Asia pacific DAC 2011, paper 4A-4.

Choudhury, D., "3D Integration Technologies for Emerging Microsystems", IEEE Proceedings of the IMS 2010, pp. 1-4.

Lee, Y.-J., et al., "3D 65nm CMOS with 320° C. Microwave Dopant Activation", IEDM 2010, pp. 1-4.

Crnogorac, F., et al., "Semiconductor crystal islands for three-dimensional integration", J. Vac. Sci. Technol. B 28(6), Nov./Dec. 2010, pp. C6P53-58.

Park, J.-H., et al., "N-Channel Germanium MOSFET Fabricated Below 360° C. by Cobalt-Induced Dopant Activation for Monolithic Three-Dimensional-ICs", IEEE Electron Device Letters, vol. 32, No. 3, Mar. 2011, pp. 234-236.

OTHER PUBLICATIONS

Jung, S.-M., et al., "Highly Area Efficient and Cost Effective Double Stacked S3(Stacked Single-crystal Si) Peripheral CMOS SSTFT and SRAM Cell Technology for 512M bit density Sram", IEDM 2003, pp. 265-268.

Joyner, J.W., "Opportunities and Limitations of Three-dimensional Integration for Interconnect Design", PhD Thesis, Georgia Institute of Technology, Jul. 2003.

Choi, S.-J., "A Novel TFT with a Laterally Engineered Bandgap for of 3D Logic and Flash Memory", 2010 Symposium of VLSI Technology Digest, pp. 111-112.

Radu, L, et al., "Recent Developments of Cu-Cu non-thermo compression bonding for wafer-to-wafer 3D stacking", IEEE 3D Systems Integration Conference (3DIC), Nov. 16-18, 2010.

Gaudin, G., et al., "Low temperature direct wafer to wafer bonding for 3D integration", 3D Systems Integration Conference (3DIC), IEEE, 2010, Munich, Nov. 16-18, 2010, pp. 1-4.

Jung, S.-M., et al., "'Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node'", IEDM 2006, Dec. 11-13, 2006.

Souri, S. J., "Interconnect Performance in 3-Dimensional Integrated Circuits", PhD Thesis, Stanford, Jul. 2003.

Uemoto, Y., et al., "A High-Performance Stacked-CMOS SRAM Cell by Solid Phase Growth Technique", Symposium on VLSI Technology, 2010, pp. 21-22.

Jung, S.-M., et al., "Highly Cost Effective and High Performance 65nm S3(Stacked Single-crystal Si) SRAM Technology with 25F2, 0.16um2 cell and doubly Stacked SSTFT Cell Transistors for Ultra High Density and High Speed Applications", 2005 Symposium on VLSI Technology Digest of Technical papers, pp. 220-221.

Steen, S.E., et al., "Overlay as the key to drive wafer scale 3D integration", Microelectronic Engineering 84 (2007) 1412-1415. Maeda, N., et al., "Development of Sub 10-pm Ultra-Thinning Technology using Device Wafers for 3D Manufacturing of Terabit

Memory", 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 105-106.

Chan, M., et al., "3-Dimensional Integration for Interconnect Reduction in for Nano-CMOS Technologies", IEEE Tencon, Nov. 23, 2006, Hong Kong.

Dong, X., et al., "Chapter 10: System-Level 3D IC Cost Analysis and Design Exploration", in Xie, Y., et al., "Three-Dimensional Integrated Circuit Design", book in series "Integrated Circuits and Systems" ed. A. Andrakasan, Springer 2010.

Naito, T et al., "World's first monolithic 3D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS", 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 219-220.

Bernard, E., et al., "Novel integration process and performances analysis of Low STandby Power (LSTP) 3D Multi-Channel CMOSFET (MCFET) on SOI with Metal / High-K Gate stack", 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 16-17. Cong, J., et al., "Quantitative Studies of Impact of 3D IC Design on Repeater Usage", Proceedings of International VLSI/ULSI Multi-level Interconnection Conference, pp. 344-348, 2008.

Gutmann, R.J., et al., "Wafer-Level Three-Dimensional Monolithic Integration for Intelligent Wireless Terminals", Journal of Semiconductor Technology and Science, vol. 4, No. 3, Sep. 2004, pp. 196-203.

Crnogorac, F., et al., "Nano-graphoepitaxy of semiconductors for 3D integration", Microelectronic Engineering 84 (2007) 891-894. Koyanagi, M, "Different Approaches to 3D Chips", 3D IC Review, Stanford University, May 2005.

Koyanagi, M, "Three-Dimensional Integration Technology and Integrated Systems", ASPDAC 2009 presentation.

Koyanagi, M., et al., "Three-Dimensional Integration Technology and Integrated Systems", ASPDAC 2009, paper 4D-1, pp. 409-415. Hayashi, Y., et al., "A New Three Dimensional IC Fabrication Technology Stacking Thin Film Dual-CMOS Layers", IEDM 1991, paper 25.6.1, pp. 657-660.

Clavelier, L., et al., "Engineered Substrates for Future More Moore and More Than Moore Integrated Devices", IEDM 2010, paper 2.6.1, pp. 42-45.

Kim, K., "From The Future Si Technology Perspective: Challenges and Opportunities", IEDM 2010, pp. 1.1.1-1.1.9.

Ababei, C., et al., "Exploring Potential Benefits of 3D FPGA Integration", in book by Becker, J et al. Eds., "Field Programmable Logic 2004", LNCS 3203, pp. 874-880, 2004, Springer-Verlag Berlin Heidelberg.

Ramaswami, S., "3D TSV IC Processing", 3DIC Technology Forum Semicon Taiwan 2010, Sep. 9, 2010.

Davis, W.R., et al., "Demystifying 3D les: Pros and Cons of Going Vertical", IEEE Design and Test of Computers, Nov.-Dec. 2005, pp. 498-510.

Lin, M., et al., "Performance Benefits of Monolithically Stacked 3DFPGA", FPGA06, Feb. 22-24, 2006, Monterey, California, pp. 113-122.

Dong, C., et al., "Performance and Power Evaluation of a 3D CMOS/Nanomaterial Reconfigurable Architecture", ICCAD 2007, pp. 758-764.

Gojman, B., et al., "3D Nanowire-Based Programmable Logic", International Conference on Nano-Networks (Nanonets 2006), Sep. 14-16, 2006.

Dong, C., et al., "3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits", IEEE Transactions on Circuits and Systems, vol. 54, No. 11, Nov. 2007, pp. 2489-2501.

Golshani, N., et al., "Monolithic 3D Integration of SRAM and Image Sensor Using Two Layers of Single Grain Silicon", 2010 IEEE International 3D Systems Integration Conference (3DIC), Nov. 16-18, 2010, pp. 1-4.

Rajendran, B., et al., "Thermal Simulation of laser Annealing for 3D Integration", Proceedings VMIC 2003.

Woo, H.-J., et al., "Hydrogen Ion Implantation Mechanism in GaAs-on-insulator Wafer Formation by Ion-cut Process", Journal of Semiconductor Technology and Science, vol. 6, No. 2, Jun. 2006, pp. 95-100.

Sadaka, M., et al., "Building Blocks for wafer level 3D integration", www.electroiq.com, Aug. 18, 2010, last accessed Aug. 18, 2010.

Madan, N., et al., "Leveraging 3D Technology for Improved Reliability," Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007), IEEE Computer Society.

Hayashi, Y., et al., "Fabrication of Three Dimensional IC Using "Cumulatively Bonded IC" (CUBIC) Technology", 1990 Symposium on VLSI Technology, pp. 95-96.

Akasaka, Y., "Three Dimensional IC Trends," Proceedings of the IEEE, vol. 24, No. 12, Dec. 1986.

Guarini, K. W., et al., "Electrical Integrity of State-of-the-Art 0.13um SOI Device and Circuits Transferred for Three-Dimensional (3D) Integrated Circuit (IC) Fabrication," IEDM 2002, paper 16.6, pp. 943-945.

Kunio, T., et al., "Three Dimensional les, Having Four Stacked Active Device Layers," IEDM 1989, paper 34.6, pp. 837-840.

Gaillardon, P-E., et al., "Can We Go Towards True 3-D Architectures?", DAC 2011, paper 58, pp. 282-283.

Yun, J-G., et al., "Single-Crystalline Si Stacked Array (STAR) NAND Flash Memory," IEEE Transactions on Electron Devices, vol. 58, No. 4, Apr. 2011, pp. 1006-1014.

Kim, Y., et al., "Three-Dimensional NAND Flash Architecture Design Based on Single-Crystalline Stacked Array," IEEE Transactions on Electron Devices, vol. 59, No. 1, Jan. 2012, pp. 35-45. Goplen, B., et al., "Thermal Via Placement in 3DICs," Proceedings of the International Symposium on Physical Design, Apr. 3-6, 2005, San Francisco.

Bobba, S., et al., "Performance Analysis of 3-D Monolithic Integrated Circuits," 2010 IEEE International 3D Systems Integration Conference (3DIC), Nov. 2010, Munich, pp. 1-4.

Batude, P., et al., "Demonstration of low temperature 3D sequential FDSOI integration down to 50nm gate length," 2011 Symposium on VLSI Technology Digest of Technical Papers, pp. 158-159.

OTHER PUBLICATIONS

Batude, P., et al., "Advances, Challenges and Opportunties in 3D CMOS Sequential Integration," 2011 IEEE International Electron Devices Meeting, paper 7.3, Dec. 2011, pp. 151-154.

Yun, C. H., et al., "Transfer of patterned ion-cut silicon layers", Applied Physics Letters, vol. 73, No. 19, Nov. 1998, pp. 2772-2774. Ishihara, R., et al., "Monolithic 3D-ICs with single grain Si thin film transistors," Solid-State Electronics 71 (2012) pp. 80-87.

Lee, S. Y., et al., "Architecture of 3D Memory Cell Array on 3D IC," IEEE International Memory Workshop, May 20, 2012, Monterey, CA.

Lee, S. Y., et al., "3D IC Architecture for High Density Memories," IEEE International Memory Workshop, p. 1-6, May 2010.

Rajendran, B., et al., "CMOS transistor processing compatible with monolithic 3-D Integration," Proceedings VMIC 2005.

Huet, K., "Ultra Low Thermal Budget Laser Thermal Annealing for 3D Semiconductor and Photovoltaic Applications," NCCAVS 2012 Junction Technology Group, Semicon West, San Francisco, Jul. 12, 2012.

Derakhshandeh, J., et al., "A Study of the CMP Effect on the Quality of Thin Silicon Films Crystallized by Using the u-Czochralski Process," Journal of the Korean Physical Society, vol. 54, No. 1, 2009, pp. 432-436.

Kim, J., et al., "A Stacked Memory Device on Logic 3D Technology for Ultra-high-density Data Storage," Nanotechnology, vol. 22, 254006 (2011).

Lee, K. W., et al., "Three-dimensional shared memory fabricated using wafer stacking technology," IEDM Tech. Dig., 2000, pp. 165-168.

Chen, H. Y., et al., "HfOx Based Vertical Resistive Random Access Memory for Cost Effective 3D Cross-Point Architecture without Cell Selector," Proceedings IEDM 2012, pp. 497-499.

Huet, K., et al., "Ultra Low Thermal Budget Anneals for 3D Memories: Access Device Formation," Ion Implantation Technology 2012, AIR Conf Proceedings 1496, 135-138 (2012).

Batude, P., et al., "3D Monolithic Integration," ISCAS 2011 pp. 2233-2236.

Batude, P., et al., "3D Sequential Integration: A Key Enabling Technology for Heterogeneous C-Integration of New Function With CMOS," IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), vol. 2, No. 4, Dec. 2012, pp. 714-722.

Vinet, M., et al., "Germanium on Insulator and new 3D architectures opportunities for integration", International Journal of Nanotechnology, vol. 7, No. 4, (Aug. 2010) pp. 304-319.

Bernstein, K., et al., "Interconnects in the Third Dimension: Design Challenges for 3DICs," Design Automation Conference, 2007, DAC'07, 44th ACM/IEEE, vol. no., pp. 562-567, Jun. 4-8, 2007. Kuroda, T., "ThruChip Interface for Heterogeneous Chip Stacking," ElectroChemicalSociety Transactions, 50 (14) 63-68 (2012).

Miura, N., et al., "A Scalable 3D Heterogeneous Multi-Core Processor with Inductive-Coupling ThruChip Interface," IEEE Micro Cool Chips XVI, Yokohama, Apr. 17-19, 2013, pp. 1-3(2013).

Kuroda, T., "Wireless Proximity Communications for 3D System Integration," Future Directions in IC and Package Design Workshop, Oct. 29, 2007.

Qiang, J-Q, "3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems," Proceedings of the IEEE, 97.1 (2009) pp. 18-30.

Lee, B.H., et al., "A Novel Pattern Transfer Process for Bonded SOI Giga-bit DRAMs," Proceedings 1996 IEEE International SOI Conference, Oct. 1996, pp. 114-115.

Wu, B., et al., "Extreme ultraviolet lithography and three dimensional circuits," Applied Physics Reviews, 1, 011104 (2014).

Delhougne, R., et al., "First Demonstration of Monocrystalline Silicon Macaroni Channel for 3-D Nand Memory Devices" IEEE VLSI Tech Digest, 2018, pp. 203-204.

Kim, J., et al.; "A stacked memory device on logic 3D technology for ultra-high-density data storage"; Nanotechnology 22 (2011) 254006 (7pp).

Hsieh, P-Y, et al.. "Monolithic 3D BEOL FinFET switch arrays using location-controlled-grain technique in voltage regulator with better FOM than 2D regulators", IEDM paper 3.1, pp. IEDM19-46 to IEDM19-49.

Then, Han Wui, et al., "3D heterogeneous integration of high performance high-K metal gate GaN NMOS and Si PMOS transistors on 300mm high resistivity Si substrate for energy-efficient and compact power delivery, Rf (5G and beyond) and SoC applications", IEDM 2019, paper 17.3, pp. IEDM19-402 to IEDM19-405. Rachmady, W., et al., "300mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications", IEDM 2019, paper 29.7, pp. IEDM19-697 to IEDM19-700.

* cited by examiner




Fig. 1





Fig. 2






Fig. 3





Fig. 4



AUTOMATION FOR MONOLITHIC 3D DEVICES

CROSS-REFERENCE OF RELATED APPLICATIONS

This application is a continuation-in-part application of U.S. patent application Ser. No. 17/385,082, which was filed on Jul. 26, 2021, which is a continuation-in-part application of U.S. patent application Ser. No. 17/306,948, which was 10 filed on May 4, 2021 (now U.S. Pat. No. 11,106,853 issued on Aug. 31, 2021), which is a continuation-in-part application of U.S. patent application Ser. No. 16/149,517, which was filed on Oct. 2, 2018 (now U.S. Pat. No. 11,030,371 issued on Jun. 8, 2021), which is a continuation-in-part ¹⁵ application of U.S. patent application Ser. No. 14/672,202, which was filed on Mar. 29, 2015 (now U.S. Pat. No. 10,127,344 issued on Nov. 13, 2018), which is a continuation application of U.S. patent application Ser. No. 13/862, 537, which was filed on Apr. 15, 2013 (now U.S. Pat. No. ²⁰ 9,021,414 issued on Apr. 28, 2015), the entire contents of the foregoing are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This application relates to the general field of computer aided design of monolithic three-dimensional integrated circuits.

2. Discussion of Background Art

Use of computer programs for automating the design of design of semiconductor integrated circuits, has been known for at least forty years. This field of Computer-Aided Design (CAD) encompasses the spectrum of engineering activities from early capture of the design idea, through its various refinements (both automatic and manual), modeling, simu- 40 lations, down to its mapping to physical objects, partitioning and floor-planning, placement and routing, rule-checking and mask-making. The first part of these activities occurs in the logical domain, before mapping to physical objects (macros and cells) occurs, and is known as logic design. The 45 part of the process after mapping the logical design to physical objects is known as physical design.

The rapid shrinking of manufacturable transistor dimensions on semiconductor wafers gave rise to a corresponding explosion of the design sizes that CAD tools need to handle. 50 Modern designs routinely exceed tens and hundreds of millions of transistors and require massive and elaborate CAD tools to handle them.

A typical physical design process is illustrated in FIG. 1. It may start with a netlist 105 made of physical objects, and 55 a set of constraints 110 derived from the logical part of the design flow. Netlist 105 with constraints 110 may be partitioned into a small set of blocks, on the order of 1 to 100 using a program called partitioner 115, which may produce a modified partitioned netlist 135 and modified netlist con- 60 straints 140. These, in turn, may be fed into a floor-planner 145 that may arrange these blocks mosaic-like, while respecting design netlist constraints 140, on a rectangular frame that may outline the physical footprint of the final integrated circuit (IC) and produce a newly modified netlist 65 155 and newly modified design constraints 160. The objects within each floor-planned block of newly modified netlist

155 may then be assigned a location within that block, while respecting newly modified design constraints 160, using the placer 165. Following this step the placed design netlist 175 and modified design constraints 180 may be passed to other 5 CAD tools that may perform routing utilizing router 185, and producing routed netlist 190 that may be passed downstream for rule checking and further processing 195 for the final IC manufacturing. Throughout the CAD process the various CAD tools may use, in addition to the design itself and its constraints, a variety of libraries that describe the netlist objects in their various abstractions, and rules files that define the permissible actions on objects and legal relations between them, and between objects and an abstraction of the underlying technology layers. Further, user intervention may be required at the various steps above.

Traditionally CAD tools operate with the understanding that the underlying transistors are arranged in a single planar layer. In recent years some tools have expanded to consider transistors arranged on multiple stacked layers, where the layers may be connected through relatively large Through-Silicon Vias (TSV) such as described in Xie, Y., Cong, J., Sapatnekar, S. "Three-Dimensional Integrated Circuit Design," Springer, 2010. The focus of this expansion, however, is benefitting from the three-dimensional stacking 25 while minimizing the use of the very large and expensive TSVs.

SUMMARY

The current invention extends CAD tool functionality to operate with a monolithic three-dimensional (3D) manufacturing process. The key difference between a monolithic 3D process and a stacked-layer process where the layers are connected using TSVs is in the size of the inter-layer electronic circuits, and particularly for assisting in the 35 connection. TSVs are very large relative to advanced lithography feature size, and TSV scaling is not related to lithography but rather to the ability to etch and fill holes at very extreme aspect ratio, and the ability to handle extremely thin wafers. Today best etching and filling aspect ratio is roughly 10:1 and consequently the thinnest wafer that could be properly handled are roughly 50 micron thick with TSV diameter of roughly 5 micron. In contrast inter-layer connections of a monolithic 3D process scales with semiconductor scaling and is already below 100 nm, and will keep on scaling down as the industry continues with dimensional scaling.

> Monolithic 3D technology: With this approach, multiple layers of transistors and wires can be monolithically constructed. Some monolithic 3D and 3DIC approaches are described in U.S. Pat. Nos. 8,273,610, 8,298,875, 8,362,482, 8,378,715, 8,379,458, 8,450,804, 8,557,632, 8,574,929, 8,581,349, 8,642,416, 8,669,778, 8,674,470, 8,687,399, 8,742,476, 8,803,206, 8,836,073, 8,902,663, 8,994,404, 9,023,688, 9,029,173, 9,030,858, 9,117,749, 9,142,553, 9,219,005, 9,385,058, 9,406,670, 9,460,978, 9,509,313, 9,640,531, 9,691,760, 9,711,407, 9,721,927, 9,799,761, 9,871,034, 9,953,870, 9,953,994, 10,014,292, 10,014,318, 10,515,981, 10,892,016; and pending U.S. Patent Application Publications and applications, Ser. Nos. 14/642,724, 15/150,395, 15/173,686, 16/337,665, 16/558,304, 16/649, 660, 16/836,659, 17/151,867, 62/651,722; 62/681,249, 62/713,345, 62/770,751, 62/952,222, 62/824,288, 63/075, 067, 63/091,307, 63/115,000, 63/220,443, 2021/0242189, 2020/0013791, 16/558,304; and PCT Applications (and Publications): PCT/US2010/052093, PCT/US2011/042071 PCT/US2016/52726 (WO2012/015550), (WO2017053329), PCT/US2017/052359 (WO2018/

071143), PCT/US2018/016759 (WO2018144957), PCT/ US2018/52332 (WO 2019/060798), and PCT/US2021/ 44110. The entire contents of the foregoing patents, publications, and applications are incorporated herein by reference.

Electro-Optics: There is also work done for integrated monolithic 3D including layers of different crystals, such as U.S. Pat. Nos. 8,283,215, 8,163,581, 8,753,913, 8,823,122, 9,197,804, 9,419,031, 9,941,319, 10,679,977, 10,943,934, 10,998,374, 11,063,071, and 11,133,344. The entire contents 10 of the foregoing patents, publications, and applications are incorporated herein by reference.

The implication of the abovementioned difference is that optimization processes of CAD tools for TSV-based processes should focus on minimizing the number of TSVs. In 15 contrast, in monolithic 3D the inter-layer connectivity is much denser and CAD tools should focus on leveraging that large inter-layer connectivity to optimally place objects on different layers based on the layers' potentially disparate characteristics, and to increase the physical proximity of 20 objects in 3D space as compared to a 2D plane. The current invention describes embodiments such as optimizations of CAD tools for monolithic 3D technology.

In one aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing placement using 25 a 2D placer, performing placement for at least a first strata and a second strata, and then performing routing and completing the physical design of said 3D Integrated Circuit.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to 30 at least a first strata and a second strata, then performing placement using a 2D placer, and then performing routing and completing the physical design of said 3D Integrated Circuit.

Circuit, the method comprising: performing placement using a 2D placer, splitting the placed cells into at least a first group and a second group of similar total area, using said 2D placer to place said second group on a second strata, using said 2D placer to place said first group on a first strata, and 40 then performing routing and completing the physical design of said 3D Integrated Circuit.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a first strata and a second strata; then performing a 45 first placement of said first strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool currently used in the industry for twodimensional devices; and performing a second placement of said second strata based on said first placement, wherein said 50 partitioning comprises a partition between logic and memory, and wherein said logic comprises at least one decoder representation for said memory.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to 55 at least a first strata and a second strata; then performing a first placement of said first strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool currently used in the industry for twodimensional devices; and performing a second placement of 60 said second strata based on said first placement, wherein said partitioning comprises a partition between logic and memory, and wherein said logic comprises at least one decoder for said memory.

In another aspect, a method of designing a 3D Integrated 65 Circuit, the method comprising: performing partitioning to at least a first strata and a second strata; then performing a

first placement of said first strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool currently used in the industry for twodimensional devices; and performing a second placement of said second strata based on said first placement, wherein said partitioning comprises splitting a plurality of cells into a high performance group to said first strata and a low performance group to said second strata.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; wherein said 3D Integrated Circuit comprises through silicon vias for connection between said logic strata and said memory strata; and performing a second placement of said memory strata based on said first placement, wherein said logic comprises at least one decoder representation for said memory, wherein said at least one decoder representation has a virtual size with width of contacts for said through silicon vias, and wherein said performing a first placement comprises using said decoder representation instead of an actual memory decoder.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; and performing a second placement of said memory strata based on said first placement, wherein said logic comprises at least one decoder for In another aspect, a method of designing a 3D Integrated 35 said memory, and wherein said memory comprises at least a first memory and a second memory, wherein said first memory comprises first memory decoders and said second memory comprises second memory decoders, wherein said 2D placer is set so said second memory decoders are not placed within a rectangle defined by the placement of said first memory decoders.

> In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; and performing a second placement of said memory strata based on said first placement, wherein said partitioning comprises a step of assigning at least one memory block to said logic strata for improved balancing of said logic strata area and said memory strata area.

> In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices, wherein said 3D Integrated Circuit comprises through silicon vias for connection between said logic strata and said memory strata; and performing a second placement of said memory strata based on said first placement, wherein said memory comprises a first memory array, wherein said logic comprises a first logic circuit controlling said first memory array, wherein said first placement comprises placement of said first logic circuit,

and wherein said second placement comprises placement of said first memory array based on said placement of said first logic circuit.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to 5 at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; and performing a second 10 placement of said memory strata based on said first placement, wherein said logic comprises at least one decoder representation for said memory, and wherein said memory comprises at least a first memory and a second memory, wherein said first memory comprises a first memory decoder 15 representation and said second memory comprises a second memory decoder representation, wherein said 2D placer is set so said second memory decoder representation is not placed within a rectangle defined by placement of said first memory decoder representation.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata comprising logic and a memory strata comprising memory; then performing a first placement of said logic strata using a 2D placer executed by a computer, 25 wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; and performing a second placement of said memory strata based on said first placement, wherein said partitioning comprises a step of assigning at least one logic block to said memory strata for 30 improved balancing of said logic strata area and said memory strata area.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata, said logic strata comprising logic, and 35 to a memory strata, said memory strata comprising memory; then performing a first placement of said memory strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for twodimensional devices, wherein said 3D Integrated Circuit 40 comprises through silicon vias for connection between said logic strata and said memory strata; and performing a second placement of said logic strata based on said first placement, wherein said memory comprises a first memory array, wherein said logic comprises a first logic circuit controlling 45 said first memory array, wherein said first placement comprises placement of said first memory array, and wherein said second placement comprises placement of said first logic circuit based on said placement of said first memory array.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: wherein said 3D Integrated Circuit comprises at least a first strata and a second strata, providing placement data of said first strata; performing a placement of said second strata using a 2D placer executed 55 by a computer, wherein said placement of said second strata is based on said placement data, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices, and wherein said second strata comprises first routing layers; and performing a routing of said second 60 strata routing layers using a 2D router executed by said computer, wherein said 2D router is a Computer Aided Design (CAD) tool for two-dimensional devices.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: providing a device design, 65 a first library, and a second library; performing a synthesis step utilizing at least two libraries, wherein said synthesis

6

step results in a first netlist and a second netlist; then performing a first placement of a first strata for said first netlist using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices; performing a second placement of a second strata for said second netlist using said 2D placer executed by said computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: performing partitioning to at least a logic strata, said logic strata comprising logic, and to a memory strata, said memory strata comprising memory; then performing a first placement of said memory strata using a 2D placer executed by a computer, wherein said 2D placer is a Computer Aided Design (CAD) tool for twodimensional devices, wherein said 3D Integrated Circuit comprises a plurality of connections between said logic 20 strata and said memory strata; and performing a second placement of said logic strata based on said first placement, wherein said memory comprises a first memory array, wherein said logic comprises a first logic circuit controlling said first memory array, wherein said first placement comprises placement of said first memory array, and wherein said second placement comprises placement of said first logic circuit based on said placement of said first memory array

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: wherein said 3D Integrated Circuit comprises at least a first strata and a second strata, providing contacts placement data of said first strata; performing a placement of said second strata using a 2D placer executed by a computer, wherein said placement of said second strata is based on said contact placement data, wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices, and wherein said second strata comprises first routing layers; and performing a routing of said second strata routing layers using a 2D router executed by said computer, wherein said 2D router is a Computer Aided Design (CAD) tool for two-dimensional devices.

In another aspect, a method of designing a 3D Integrated Circuit, the method comprising: providing a device design, a first library, and a second library; performing a synthesis step utilizing at least two libraries, wherein said synthesis step results in a first netlist and a second netlist; then performing a first placement of a first strata for said first netlist using a 2D placer executed by a computer; and performing a second placement of a second strata for said second netlist using a 2D placer executed by said computer or by another computer.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments of the invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

FIG. 1 is an exemplary drawing illustration of a typical CAD design flow;

FIG. 2 is an exemplary drawing illustration of a flowchart to use layer attributes during a coarsening or uncoarsening stages of partitioning;

FIG. 3 is an exemplary drawing illustration of placement of a memory block split into core bit-cell array and its decoding and driving logic;

-7

FIG. 4 is an exemplary drawing illustration of a flow diagram to balance the two strata; and

FIG. 5 is an exemplary drawing illustration of a flow using a 2D Placer for placing a netlist on two or more strata.

DETAILED DESCRIPTION

Embodiments of the present invention are described herein with reference to the drawing figures. Persons of ordinary skill in the art will appreciate that the description and figures illustrate rather than limit the invention and that in general the figures are not drawn to scale for clarity of presentation. Such skilled persons will also realize that many more embodiments are possible by applying the inventive principles contained herein and that such embodiments fall within the scope of the invention which is not to be limited except by the appended claims.

There are multiple known ways to partition a design, but the essential approach described in Metis (Karypis, G., Kumar, V., "METIS—Unstructured Graph Partitioning and Sparse Matrix Ordering," 1995) subsumes most of them in modern CAD tools. It may consist of three phases: graph coarsening through clustering, followed by partitioning of the smaller resulting graph, followed by an uncoarsening 25 phase. Most partitioners will include additional design constraints, such as timing slack of nets, in the optimization costs during the coarsening and uncoarsening phases, in addition to minimizing the number of nets crossing the partition boundary (the cut). The current invention suggests 30 including disparate technology characteristics as an additional constraint to optimize.

More specifically, different active logic layers in a stacked monolithic 3D IC can differ in their lithography feature expensive to manufacture. In a 3D IC device every stratum may be fabricated in its own process with, for example, its own set of design rules, unlike 2D IC wherein all transistors exist on the same stratum and will be processed together with the same process. Accordingly the 3D IC partitioning 40 of device circuits to individual strata could be based on which types of circuits would be efficient to process together. Such decision could be based on a criterion, for example, such as the type of lithography requirements. In a modern IC the cost of lithography dominates the end-device 45 cost. Consequently it may be effective to maximize the number of strata that utilize lower cost lithography processes and minimizing the number of strata that might require the most aggressive and expensive lithography, for example, containing high speed circuits. Yet other strata may include 50 repetitive memory circuits that might use a spacer-based lithography scheme which may lower costs even further. The slower logic of a device circuit might be partitioned to use older process node circuits with much lower cost lithography. Yet other strata could be dedicated to I/O circuits that 55 might also use lower cost lithography. Strata can differ in their number of metal routing layers, the larger number of such offering more connectivity and hence denser area utilization, albeit at a higher manufacturing cost. Strata can differ in the power dissipation and leakage of the transistors, 60 for example, lower power consumption portions may be grouped on a strata and/or slower speed of operation portions, and/or lower leakage portions. Such differences can be translated into a "cost" of the cut under optimization and create new dimensions of optimization of monolithic 3D 65 structures. Strata can differ in the process design rules utilized to form the devices and circuits in each stratum, for

8

example, a first stratum may have a set of design rules that is one or more process nodes more advanced than a second stratum set of design rules.

An additional embodiment of the invention is the partitioning of memories into different memory layers in a stacked monolithic 3D IC. For example, the layers can differ by their suitability to types of memory they can implement, such as volatile versus non-volatile, or dynamic versus static. In this case the affinity of the memory type used in the design to the available memory layer characteristics may be translated into either a hard affinity attribute (if the object must be placed on a given layer type) or into a "cost" attribute and may be included in the partitioner. Hard affinity attributes may force the partitioner to cluster only objects with compatible attributes.

An additional embodiment of the invention is partitioning between various analog functions, including input and output functions, and the rest of the logic and memory of the design, where the analog elements may be mapped onto one or more potentially disparate analog layers in a stacked monolithic 3D IC. The analog layers can vary in their lithography processes, or in their semiconductor material bases such as Silicon, Germanium, or composite III-V semiconductors, for example, Gallium-Arsenide or Indium-Phosphide. Similar to the case of memory described above, the affinity of the analog object type used in the design to the available analog layer characteristics may be translated either into a hard affinity or into a "cost" function and may be included in the partitioner. As before, hard affinity attributes may force the partitioner to cluster only objects with compatible attributes.

More specifically, different active logic layers in a stacked monolithic 3D IC can differ in their lithography feature sizes, the more aggressive ones being faster but more expensive to manufacture. In a 3D IC device every stratum may be fabricated in its own process with, for example, its own set of design rules, unlike 2D IC wherein all transistors exist on the same stratum and will be processed together with the same process. Accordingly the 3D IC partitioning of device circuits to individual strata could be based on which types of circuits would be efficient to process together. Such decision could be based on a criterion, for

An additional embodiment of the invention is partitioning a design that includes a feasible combination of objects described previously. More specifically, partitioning of designs may include a combination of logic elements, memory elements, and analog elements, into multiple layers of disparate characteristics of each kind.

An additional embodiment of the invention includes partitioning of a memory block into its core bit-cell array that is targeted for a memory layer, and some or all of its decoding and driving logic that is targeted for a logic layer. It is the rich vertical connectivity available in a monolithic 3D process that allows such partitioning to be considered in the partitioner.

An additional embodiment of the invention includes partitioning of a design into elements that span a single layer versus those that span multiple adjacent vertical layers. Similar to other specialized partitions, this characteristic can be translated into a "cost" or it can be used to drive a hard partitioning in the partitioner. Further, if both multi-layer and single-layer variants of an object are present, the partitioner can select the best-fitting variant based on global design considerations together with the overall system cost.

FIG. 2 is a drawing illustration of an exemplary flow implementing additional constraints such as those described

above into the partitioner. Design netlist 205 with its design constraints 210 may be synthesized with a synthesis program 215 producing synthesized netlist 225. Timing analysis 230 may be performed on the synthesized netlist 225 and a timing slack—the difference between the expected clock 5 cycle and the intrinsic delay of the object in the path—may be annotated on each net thereby producing the annotated netlist 235. During the timing analysis, estimates of net delays may be added based on a variety of considerations such as, for example, fanout and/or floorplan information. 10 Timing slack, the difference between its budgeted time and its estimated time delay, may be computed for each net. The larger the timing slack, the less critical is the net and the objects at its beginning and end. A partitioner 240 may then partition annotated netlist 235 into partitioned netlist 245, 15 producing new netlist constraints 250. The newly partitioned netlist 245 may now be remapped using synthesis program 215 with each partition targeted at an appropriate, and potentially different, technology producing the final heterogeneous partitioned netlist **265**. Synthesizing partitions to a 20 slower and less expensive (or less power hungry) technology based on the amount of timing slack may allow for cost optimization. In contrast, objects with incompatible hard affinity attributes are generally not clustered together during the coarsening and uncoarsening phases and consequently 25 may likely end up in homogenous partitions. Two or more libraries may be utilized for synthesis program 215.

The partitioned design will typically be followed by a floor planning stage and afterward, the design will typically move to a placement step, wherein the objects within each 30 floor-planned block will be assigned a location within that block's boundary.

Of unique concern during the 3D floor-planning and the placement stage may be instances where the core bit-cell array of a memory block has been separated from its 35 static RAM ("SRAM") with each SRAM cell made of more decoding and driving logic, the former being placed on a memory layer and the latter on a logic layer. In particular, the floor-planning of these blocks should allow for sufficient direct vertical overlap so that a symmetrical arrangement of vertical connections between the two parts of the memory 40 block can be guaranteed. Further, the placer may use this overlap to place both parts of the memory block centered one above the other to achieve maximal symmetry. This is to facilitate relative uniformity of delays that such interconnect typically requires.

FIG. 3 is a drawing illustration describing the process of working with a split memory block. Memory block 300 may be split into core bit-cell array 302 and memory decoder/ drivers 304. Each of those two components may end up in a different partition after a partitioning step: the core bit-cell 50 array 302 in memory partition 312, and the memory decoder/drivers 304 in logic partition 314. The floor-planner may place memory partition 312 and logic partition 314 on two different strata layers, layer one 322 and layer two 324, according to partition attributes, and makes sure that their (core bit-cell array 302 and memory decoder/drivers 304) footprints overlap vertically in a proper orientation. After floor-planning, the placer may place the core bit-cell array 302 on layer one 322 and the memory decoders/drivers 304 on layer two 324 with a common radial symmetry to 60 on the logic stratum. facilitate uniform timing to the core bit-cell array 302.

Persons of ordinary skill in the art will appreciate that the illustrations in FIGS. 2 and 3 are exemplary only and are not drawn to scale. Such skilled persons will further appreciate that many variations may be possible such as, for example, 65 in some cases it might be preferred to have the memory decoders in the logic stratum and to have the bit-cells in the

10

memory stratum. Many other modifications within the scope of the illustrated embodiments of the invention described herein will suggest themselves to such skilled persons after reading this specification. Thus the invention is to be limited only by the appended claims.

An additional advantage of partitioning based on manufacturing consideration is that with proper set up and support utilities, existing 2D Place & Route design tools could be used for 3D IC design as outlined in the following sections.

FIG. 4 illustrates a flow diagram to balance the two strata in case that the required area for the bit-cells is larger than the area required for the logic and the memory decoders. In such case an option may exist to transfer the smaller memories from one stratum to another stratum until the area for the two strata had been balanced. After loading netlist **410** and estimating the total area of memory partition (FM) and of logic partition made of logic (FL) and memory decoders (FD) in step **420**, the flow systematically transfers the smallest memory blocks from the memory partition to the logic partition and adjusts the estimated costs 440. Once the memory partition has sufficiently shrunk and its estimated size is smaller than that of the logic partition 430, the process terminates 450.

If the area required for the bit-cells is far smaller than the area for logic and the memory decoders, then a similar algorithm can offer the choice to selectively add memory decoders, or other compatible, typically analog, circuitry to the memory stratum to better balance the utilization of the two strata. In such case, however, both strata will need to support both memory and logic and the advantage of tuning the memory stratum process and design to memory only will be mostly negated.

Typically the memory used in designs is assumed to be a than one, for example six, or even eight, transistors. In a 3D IC environment it could be feasible to use a one transistor memory cell instead. For example, the use of a DRAM cell might be possible with the memory stratum optimized accordingly to DRAM process and design, and may use either a stack capacitor or a trench capacitor based memory cell, typically stack capacitors if it is a top stratum or trench capacitors if it is the bottom stratum. Other types of memories could also be considered, such as, for example, Spin-45 Transfer Torque RAM (STT-RAM) or Zeno Semiconductor's floating body RAM with two stable states. Having a stratum dedicated to memory bit-cells makes it easier to use a special memory process flow that may be required for such stratum.

Once the allocation of structures to the bit-cells strata and the logic and memory decoder strata has been done, the next step is to place and route each strata and the connection between them.

This could be done using 2D tools in the following exemplary manner. First, the memory decoders may be introduced to the Placer as specialized L-shaped cells such that other logic, but no other memory decoder, is allowed in the empty space in the rectangle defined by its L-shape.

In the next step the 2D Placer may perform the placement

Then the bit-cell arrays may be placed in the memory stratum according to the placement of their respective memory decoders on the logic stratum.

Finally, the logic stratum may be routed, with the vertical connections between memory decoders and their bit-cell arrays occurring automatically as a part of the strata abutment.

If the utilization of memory stratum is low, non-memory circuitry may be added to that memory stratum that shares some of its characteristics. Examples of such are input and output cells ("IO") and analog functions such as Phase Lock Loop ("PLL").

The place and route flow could be similar to the one above. First a 2D-Placer could be used to place the logic stratum, then the bit-cell arrays may be placed on the memory stratum according to the placement of their respective memory decoders, and then a 2D-Placer could be used 10 to place the other elements in the memory stratum. In such case the inter-strata nets are defined as virtual IOs for each stratum 2D place and route process.

The location of such inter-strata net virtual IO point can be defined as a location as directly as possible above or 15 below, depending on the direction of the inter-strata crossing, of the source terminal of the inter-strata net. Another possible option is for this virtual IO be defined in the proximity, above or below as necessary, of the center-ofgravity of the inter-strata net on the stratum that is placed 20 first.

When the bit-cell area is too small, the decoders may be placed at the bit-cell strata. This could be done also to reduce the number of connections between the strata as the decoder function is to expand the address from n lines of address 25 lines to twice $2^{**}(n/2)$ lines memory select lines. A simple option is to use a similar flow as has been presented before but represent the decoders not with the actual layout size but with virtual size with width of contacts for Through Layer Vias. But keep the keep out zone for other decoders the same 30 as before. In this way the 2D Placer can place the logic cell properly for the logic strata, and the memory strata which could include the bit-cells and the decoder would be defined according to the placed logic strata.

high speed logic and low power logic or alternatively lower speed logic using older process node.

In both cases a 2D-Placer could be used first to place the high speed logic, and then place the other, low power or lower speed logic, stratum with a 2D Placer using the 40 placement of the high speed stratum to drive the placement on the second stratum similar to the flow described above.

Additional advantage of the 3D IC technology is in its ease of use for a platform-based design. One or more strata could be designed, and even pre-manufactured, as a platform 45 for multiple applications with platform's connections brought up to the top routing layer. Then, additional strata can be designed and customized for each application and placed on top of the pre-designed platform. In such process the platform strata would first be placed and routed using the 50 2D Placer and Router as described previously. Then the custom stratum could be placed and routed using a 2D Placer and Router with connections to the predefined contacts on the top level of the underlying platform design.

A 2D Placer could be used also for multiple strata 55 placement of cells that are not partitioned first by some of the methods presented here. One option is to use a 2D partitioner such as Metis to partition the design into K partitions, each corresponding to one of K strata.

FIG. 5 illustrates a flow using a 2D Placer for placing a 60 netlist on two strata. A similar flow could be used for three or more strata.

After loading the netlist 505 and resizing the dimensions of the cells by 0.71 in each direction **510**, a 2D placement 515 is performed. A seed for the placement is picked from 65 the center of the design and assigned to the first (red) partition **520**. Based on the relative size of both partitions

530 the next cell is added to either the first (red) or the second (blue) partition. When the blue partition is smaller, between the cells that are currently placed in a close proximity to a Red Cell select the one with minimum connection to the red partition and add it to the blue partition 535. Similarly, when the red partition is smaller, between the cells that are currently placed in a close proximity to a Blue Cell select the one with minimum connection to the red partition and add it to the red partition 540. Once the process leaves no unassigned cells 525 it moves to the next step 545. Centers-of-gravity ("COG") of all inter-strata nets are calculated based on the original 2D placement 515 and used to create virtual IOs crossing the strata boundary at that location. Library cells are restored to their original sizes and 2D placement is performed on the first stratum with the first partition. The COGs (and virtual IOs) are adjusted based on the new placement, and the second partition placed in 2D on the second stratum. Optionally the COG and virtual IOs are readjusted again based on the final placement of both strata, and a 2D router is run on each stratum separately 550, after which the place and route process terminates 555 and the physical design of the 3DIC may be competed.

The flow of FIG. 5 could be modified for steps blue partition 535 and red partition 540 so instead of using a criterion of "minimum connections" to the other partition, other criteria could be used. An example of alternate criteria could be "maximum Blue connection" for step blue partition 535: and "maximum Red connection" for step red partition **540**.

It will also be appreciated by persons of ordinary skill in the art that the invention is not limited to what has been particularly shown and described hereinabove. For example, drawings or illustrations may not show all device possibilities for clarity in illustration. Rather, the scope of the Another type of partition to two strata could be between 35 invention includes both combinations and sub-combinations of the various features described herein above as well as modifications and variations which would occur to such skilled persons upon reading the foregoing description. Thus the invention is to be limited only by the appended claims.

We claim:

1. A method of designing a 3D Integrated Circuit, the method comprising:

performing partitioning to at least a logic strata, said logic strata comprising logic, and to a memory strata, said memory strata comprising memory; then

performing a first placement of said memory strata using a 2D placer executed by a computer,

wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices,

wherein said 3D Integrated Circuit comprises a plurality of connections between said logic strata and said memory strata; and

performing a second placement of said logic strata based on said first placement,

wherein said memory comprises a first memory array, wherein said logic comprises a first logic circuit controlling said first memory array,

wherein said first placement comprises placement of said first memory array, and

wherein said second placement comprises placement of said first logic circuit based on said placement of said first memory array.

2. The method according to claim 1,

wherein said logic strata comprises first routing layers, wherein said memory strata comprises second routing layers, and said method further comprising:

- performing routing for said first routing layers and said second routing layers.
- 3. The method according to claim 1,
- wherein said first logic circuit comprises at least one decoder or at least one decoder representation.
- 4. The method according to claim 1,
- wherein said memory comprises a second memory array, wherein said first memory array comprises a first memory decoder,
- wherein said second memory array comprises a second memory decoder, and
- wherein said 2D placer is set so said second memory decoder is not placed within a rectangle at least partially defined by placement of said first memory decoder.
- 5. The method according to claim 1,
- wherein said first logic circuit comprises at least one decoder representation,
- wherein said decoder representation is placed on said 20 logic strata,
- wherein an actual memory decoder and associated bit cells are placed on said memory strata, and
- wherein placement of said decoder representation is based on said first memory array placement.
- 6. The method according to claim 1,
- wherein results of said method of designing a 3D Integrated Circuit are utilized to form an integrated circuit.
- 7. A method of designing a 3D Integrated Circuit, the method comprising:
 - wherein said 3D Integrated Circuit comprises at least a first strata and a second strata,
 - providing contacts placement data of said first strata;
 - performing a placement of said second strata using a 2D placer executed by a computer,
 - wherein said placement of said second strata is based on said contact placement data,
 - wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices, and
 - wherein said second strata comprises first routing layers; and
 - performing a routing of said second strata routing layers using a 2D router executed by said computer,
 - wherein said 2D router is a Computer Aided Design 45 (CAD) tool for two-dimensional devices.
 - **8**. The method according to claim 7,
 - wherein a majority of said first strata comprises memory.
 - 9. The method according to claim 7,
 - wherein results of said first strata is a generic platform.

- 10. The method according to claim 7,
- wherein said first strata is designed to be processed in a different process than said second strata.
- 11. The method according to claim 7,
- wherein said contacts are at a top layer of said first strata for connection to said second strata.
- 12. The method according to claim 7,
- wherein said contacts are at a top layer of said first strata.
- 13. The method according to claim 7,
- wherein said first strata comprises input and output cells ("IO").
- 14. The method according to claim 7,
- wherein said first strata comprises RF (Radio Frequency) circuits.
- 15. A method of designing a 3D Integrated Circuit, the method comprising:
 - providing a device design, a first library, and a second library;
 - performing a synthesis step utilizing at least two libraries, wherein said synthesis step results in a first netlist and a second netlist; then
 - performing a first placement of a first strata for said first netlist using a 2D placer executed by a computer; and performing a second placement of a second strata for said second netlist using a 2D placer executed by said computer or by another computer.
 - 16. The method according to claim 15,
 - wherein said second placement is based on said first placement.
 - 17. The method according to claim 15,
 - wherein said first library represents a first manufacturing process,
 - wherein said second library represents a second manufacturing process, and
 - wherein said first manufacturing process is different from said second manufacturing process.
 - 18. The method according to claim 15,
 - wherein said first library represents a first manufacturing process,
 - wherein said second library represents a second manufacturing process, and
 - wherein said first manufacturing process is a more advanced process node than said second manufacturing process.
 - 19. The method according to claim 15,
 - wherein said first library represents low power cells, and wherein said second library represents high speed cells.
 - 20. The method according to claim 15,
 - wherein said 2D placer is a Computer Aided Design (CAD) tool for two-dimensional devices.

* * * * *