

US011101245B2

(12) United States Patent Seng

(54) MULTI-CHIP MODULES INCLUDING STACKED SEMICONDUCTOR DICE

(71) Applicant: Micron Technology, Inc., Boise, ID (US)

(72) Inventor: Eric Tan Swee Seng, Singapore (SG)

(73) Assignee: Micron Technology, Inc., Boise, ID (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 16/942,474

(22) Filed: **Jul. 29, 2020**

(65) Prior Publication Data

US 2020/0365561 A1 Nov. 19, 2020

Related U.S. Application Data

(60) Continuation of application No. 14/743,124, filed on Jun. 18, 2015, now abandoned, which is a (Continued)

(30) Foreign Application Priority Data

(51) Int. Cl.

H01L 25/065 (2006.01)

H01L 23/31 (2006.01)

(Continued)

(52) **U.S. Cl.**CPC *H01L 25/0657* (2013.01); *H01L 23/3128* (2013.01); *B33Y 10/00* (2014.12); (Continued)

(10) Patent No.: US 11,101,245 B2

(45) Date of Patent: Aug. 24, 2021

(58) Field of Classification Search

CPC . H01L 25/043; H01L 25/0657; H01L 25/074; H01L 25/0756; H01L 2225/0651; (Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

5,323,060 A 6/1994 Fogal et al. 5,379,186 A 1/1995 Gold et al. (Continued)

FOREIGN PATENT DOCUMENTS


EP 0355955 A2 2/1990 EP 0489643 A1 6/1992

Primary Examiner — Marcos D. Pizarro (74) Attorney, Agent, or Firm — TraskBritt

(57) ABSTRACT

Multi-chip modules may include stacked semiconductor devices having spacers therebetween. Discrete conductive elements may extend over the active surface of an underlying semiconductor device from respective bond pads of the underlying semiconductor device, through a space formed by the spacers, to respective contact areas on a substrate. Each discrete conductive element extending through two side openings opposite one another may extend from a respective centrally located bond pad proximate to a central portion of the active surface of the underlying semiconductor device. Each discrete conductive element extending through another, perpendicular opening may extend from a respective peripheral bond pad located proximate to a peripheral portion of the active surface of the underlying semiconductor device.

19 Claims, 8 Drawing Sheets



Related U.S. Application Data

continuation of application No. 13/557,984, filed on Jul. 25, 2012, now Pat. No. 9,070,641, which is a continuation of application No. 12/354,059, filed on Jan. 15, 2009, now Pat. No. 8,237,290, which is a division of application No. 11/416,803, filed on May 3, 2006, now Pat. No. 7,492,039, which is a division of application No. 10/923,450, filed on Aug. 19, 2004, now Pat. No. 7,276,790.

(51) Int. Cl. B33Y 80/00 (2015.01) B33Y 10/00 (2015.01) H01L 23/00 (2006.01)

(52) **U.S. Cl.**

CPC *B33Y 80/00* (2014.12); *H01L 24/48* (2013.01); *H01L 24/73* (2013.01); *H01L* 2224/02235 (2013.01); H01L 2224/05553 (2013.01); H01L 2224/06177 (2013.01); H01L 2224/06181 (2013.01); H01L 2224/10125 (2013.01); H01L 2224/32145 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/48091 (2013.01); H01L 2224/48227 (2013.01); H01L 2224/48471 (2013.01); H01L 2224/4912 (2013.01); H01L 2224/73265 (2013.01); H01L 2225/0651 (2013.01); H01L 2225/06575 (2013.01); H01L 2225/06593 (2013.01); H01L 2924/00014 (2013.01); H01L 2924/01087 (2013.01); H01L 2924/09701 (2013.01); H01L 2924/10161 (2013.01); H01L 2924/12042 (2013.01); H01L 2924/14 (2013.01); H01L 2924/1433 (2013.01); H01L 2924/15311 (2013.01); *H01L 2924/181* (2013.01)

(58) Field of Classification Search

CPC . H01L 2225/06593; H01L 2224/02125; H01L 2224/02165; H01L 2224/02235; H01L 2224/04042; H01L 2224/0612; H01L 2224/0615; H01L 2224/06177; H01L 2224/0618; H01L 2224/06181; H01L 2224/10125; H01L 2224/4918; H01L 2224/4912


See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

RE36,613	E	3/2000	Ro11
6,051,886			Fogal et al.
6,189,208			Estes et al.
6,212,767		4/2001	
6,340,846			LoBianco H01L 23/3128
0,5 10,6 10	21	1,2002	257/686
6,452,807	R1	9/2002	Barrett
6,472,758			Glenn et al.
6,531,784			Shim et al.
6,569,709			Derderian
6,746,894			Fee et al.
6,876,066			Fee et al.
6,943,450			Fee et al.
6,951,982			Chye et al.
6,975,035		12/2005	•
6,982,191			Larson
7,276,790		10/2007	
7,492,039			2
2002/0011676			Akram et al.
2002/0011070			Akram et al.
2002/0043711			Fee et al.
2002/0142313			Dudoff et al.
2003/0002814			Derderian
2003/0038357			
2003/0036337			Fee et al.
2003/0042361			
2003/0009054			Kurita H01L 25/0657
2003/0107237	711	10/2003	257/777
2004/0113280	Δ1*	6/2004	Kim H01L 23/49575
2004/0113200	711	0/2004	257/777
2004/0169292	Δ1	9/2004	James et al.
2004/0217459			Fee et al.
2005/0023665			Ledwidge
2005/0025005			Seng et al.
2005/0064696			Larson
2005/0004050		5/2005	
2005/0053174			Zhu et al.
2005/01/3807			Akram et al.
2005/0282313			Seng et al.
2006/0017177			Seng et al.
2006/0033303			Heng et al.
2012/0295401			•
2012/02/JT01	4 1 1	11/2012	

^{*} cited by examiner



Aug. 24, 2021

FIG. 1 (PRIOR ART)





FIG. 2A



FG. 25




FIG. 2C








FIG. 2D





Aug. 24, 2021



















FIG. 2K











FIG. 3C









Aug. 24, 2021

 $FG_{-}G_{-}$










FIG. 6A








FIG. 8A




FIG. 85

MULTI-CHIP MODULES INCLUDING STACKED SEMICONDUCTOR DICE

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 14/743,124, filed Jun. 18, 2015, which is a continuation of U.S. patent application Ser. No. 13/557,984, filed Jul. 25, 2012, now U.S. Pat. No. 9,070,641, issued Jun. 30, 2015, which is a continuation of U.S. patent application Ser. No. 12/354,059, filed Jan. 15, 2009, now U.S. Pat. No. 8,237,290, issued Aug. 7, 2012, which is a divisional of application Ser. No. 11/416,803, filed May 3, 2006, now U.S. Pat. No. 7,492,039, issued Feb. 17, 2009, which is a divisional of U.S. patent application Ser. No. 10/923,450, filed Aug. 19, 2004, now U.S. Pat. No. 7,276,790, issued Oct. 2, 2007, which claims the benefit of the filing date of Singapore Patent Application No. 200404317-1, filed Jul. 20 29, 2004, the disclosure of each of which is hereby incorporated herein in its entirety by this reference.

TECHNICAL FIELD

The present invention relates generally to semiconductor device assemblies, or so-called "multi-chip modules," and, more specifically, to multi-chip modules in which two or more semiconductor devices are stacked relative to one another. In particular, the present invention relates to stacked semiconductor device assemblies in which the distances between adjacent, stacked semiconductor devices are determined, at least in part, by a plurality of discrete spacers interposed therebetween, and discrete conductive elements protrude from a central region of the lower semiconductor device and pass through a common aperture formed between the active surface of the lower semiconductor device, the back side of the upper semiconductor device and two of the spacers.

BACKGROUND

In order to conserve the amount of surface area, or "real estate," consumed on a carrier substrate, such as a circuit board, by semiconductor devices connected thereto, various 45 types of increased density packages have been developed. Among these various types of packages is the so-called "multi-chip module" (MCM). Some types of multi-chip modules include assemblies of semiconductor devices that are stacked one on top of another. The amount of surface 50 area on a carrier substrate that may be saved by stacking semiconductor devices is readily apparent—a stack of semiconductor devices consumes roughly the same amount of real estate on a carrier substrate as a single, horizontally oriented semiconductor device or semiconductor device 55 package.

Due to the disparity in processes that are used to form different types of semiconductor devices (e.g., the number and order of various process steps), the incorporation of different types of functionality into a single semiconductor 60 device has proven very difficult to actually reduce to practice. Even in cases where semiconductor devices that carry out multiple functions can be fabricated, multi-chip modules that include semiconductor devices with differing functions (e.g., memory, processing capabilities, etc.) are often much 65 more desirable since the separate semiconductor devices may be fabricated independently and later assembled with

2

one another much more quickly and cost-effectively (e.g., lower production costs due to higher volumes and lower failure rates).

Multi-chip modules may also contain a number of semiconductor devices that perform the same function, effectively combining the functionality of all of the semiconductor devices thereof into a single package.

An example of a conventional, stacked multi-chip module includes a carrier substrate, a first, larger semiconductor device secured to the carrier substrate, and a second, smaller semiconductor device positioned over and secured to the first semiconductor device. The second semiconductor device does not overlie bond pads of the first semiconductor device and, thus, the second semiconductor device does not 15 cover bond wires that electrically connect bond pads of the first semiconductor device to corresponding contacts or terminals of the carrier substrate. As the bond pads of each lower semiconductor device are not covered by the next higher semiconductor device, vertical spacing between the semiconductor devices is not required. Thus, any suitable adhesive may be used to secure the semiconductor devices to one another. Such a multi-chip module is disclosed and illustrated in U.S. Pat. No. 6,212,767, issued to Tandy on Apr. 10, 2001 (hereinafter "the '767 Patent"). Notably, since 25 the sizes of the semiconductor devices of such a multi-chip module must continue to decrease as they are positioned increasingly higher in the stack, the obtainable heights of such multi-chip modules and the number of semiconductor devices that may be placed therein is severely limited.

Another example of a conventional multi-chip module is described in U.S. Pat. No. 5,323,060, issued to Fogal et al. on Jun. 21, 1994 (hereinafter "the '060 Patent"). The multichip module of the '060 Patent includes a carrier substrate with semiconductor devices disposed thereon in a stacked arrangement. The individual semiconductor devices of each multi-chip module may be the same size or different sizes, with upper semiconductor devices being either smaller or larger than underlying semiconductor devices. Adjacent semiconductor devices of each of the multi-chip modules disclosed in the '060 Patent are secured to one another with an adhesive layer. The thickness of each adhesive layer well exceeds the loop heights of wire bonds protruding from a semiconductor device upon which that adhesive layer is to be positioned. Accordingly, the presence of each adhesive layer prevents the back side of an overlying, upper semiconductor device from contacting bond wires that protrude from an immediately underlying, lower semiconductor device of the multi-chip module. The adhesive layers of the multi-chip modules disclosed in the '060 Patent do not encapsulate or otherwise cover any portion of the bond wires that protrude from any of the lower semiconductor devices. It does not appear that the inventors named on the '060' Patent were concerned with overall stack heights. Thus, the multi-chip modules of the '060 Patent may be undesirably thick due to the use of thick spacers or adhesive structures between each adjacent pair of semiconductor devices, resulting in wasted adhesive and excessive stack height.

A similar but more compact multi-chip module is disclosed in U.S. patent Re. 36,613, issued to Ball on Mar. 14, 2000 (hereinafter "the '613 Patent"). The multi-chip module of the '613 Patent includes many of the same features as those disclosed in the '060 Patent, including adhesive layers of carefully controlled thicknesses that space vertically adjacent semiconductor devices apart a greater distance than the loop heights of wire bonds protruding from the lower of the adjacent dice. The use of thinner bond wires with low-loop profile wire bonding techniques permits adjacent

semiconductor devices of the multi-chip module disclosed in the '060 Patent to be positioned more closely to one another than adjacent semiconductor devices of the multi-chip modules disclosed in the '060 Patent. Nonetheless, an undesirably large amount of additional space may remain between 5 the tops of the bond wires protruding from one semiconductor device and the back side of the next higher semiconductor device of such a stacked multi-chip module.

The vertical distance that adjacent semiconductor devices of a stacked type multi-chip module are spaced apart from 10 one another may be reduced by arranging the immediately underlying semiconductor devices, such that upper semiconductor devices are not positioned over bond pads of immediately lower semiconductor devices or bond wires protruding therefrom. Thus, adjacent semiconductor devices 15 may be spaced apart from one another a distance that is about the same as or less than the loop heights of the wire bonds that protrude above the active surface of the lower semiconductor device. U.S. Pat. No. 6,051,886, issued to Fogal et al. on Apr. 18, 2000 (hereinafter "the '886 Patent"), 20 discloses such a multi-chip module. According to the '886 Patent, wire bonding is not conducted until all of the semiconductor devices of such a multi-chip module have been assembled with one another and with the underlying carrier substrate. The semiconductor devices of the multi- 25 chip modules disclosed in the '886 Patent must have bond pads that are arranged on opposite peripheral edges. Semiconductor devices with bond pads positioned adjacent the entire peripheries thereof could not be used in the multi-chip modules of the '886 Patent. This is a particularly undesirable 30 limitation due to the ever-increasing feature density of state-of-the-art semiconductor devices, which is often accompanied by a subsequent need for an ever-increasing number of bond pads on semiconductor devices.

needed between semiconductor devices to separate discrete conductive elements, such as bond wires, that protrude above an active surface of one semiconductor device from the back side of the next higher semiconductor device, the semiconductor devices of stacked multi-chip modules have 40 been separated from one another with preformed spacers. Exemplary spacers that have been used in stacked semiconductor device arrangements have been formed from dielectric-coated silicon (which may be cut from scrapped dice) or a polyimide film. An adhesive material typically secures 45 such a spacer between adjacent semiconductor devices. The use of such preformed spacers is somewhat undesirable since an additional alignment and assembly step is required for each such spacer. If silicon spacers are employed, an adhesive must be applied to both surfaces thereof, and prior 50 passivation of the spacer surfaces may be required to prevent shorting between two adjacent devices. Proper alignment of a preformed spacer with a semiconductor device requires that a spacer not be positioned over bond pads of the semiconductor device.

Another example of a conventional MCM is disclosed in U.S. Pat. No. 6,569,709 to Derderian (hereinafter "the '709 Patent"), the disclosure of which is incorporated in its entirety by reference herein. More specifically, the '709 Patent discloses, as shown in FIG. 1 hereof, a conventional 60 assembly 10 including a substrate 20 with two semiconductor devices 30A, 30B (collectively referred to as "semiconductor devices 30") positioned thereover in stacked arrangement.

The depicted substrate **20** of the '709 Patent is an inter- 65 poser with a number of bond pads, which are referred to herein as contact areas 24, through which electrical signals

are input to or output from semiconductor devices 30A, 30B carried upon a surface 22 of substrate 20. Each contact area 24 corresponds to a bond pad 34 on an active surface 32 of one of the semiconductor devices 30A, 30B positioned upon substrate 20.

A first semiconductor device 30A is secured to substrate 20. Peripherally located bond pads 34 of first semiconductor device 30A communicate with corresponding contact areas 24 of substrate 20 by way of discrete conductive elements 38A. A second semiconductor device 30B is positioned over, or "stacked," on first semiconductor device 30A. A back side 35 of second semiconductor device 30B is electrically isolated from discrete conductive elements 38A. Second semiconductor device 30B is secured to first semiconductor device 30A by way of an adhesive element 36 interposed between and secured to active surface 32 of first semiconductor device 30A and back side 35 of second semiconductor device 30B. The adhesive element 36 may comprise a thermoplastic resin, a thermoset resin, or an epoxy. The MCM is conventionally covered with a protective encapsulant. Since conventional multi-chip modules may be affixed to one another with a continuous adhesive element with mechanical properties e.g., modulus of elasticity, coefficient of thermal expansion (CTE), etc., which do not precisely correspond to the mechanical properties of the semiconductor devices or encapsulant materials, stresses, such as thermal stresses, may develop between the semiconductor devices. CTE mismatch between the adhesive element and encapsulant material can lead to delamination of components of the assembly and, specifically, of delamination along the interface between a transfer molded encapsulant of the assembly and the mass, or "pillow," of adhesive element **36**.

A further conventional MCM configuration is disclosed in Conventionally, when a particular amount of spacing is 35 U.S. Pat. No. 6,531,784 to Shim et al. Particularly, in the disclosed "stacked-die" embodiment, a second die has been mounted on top of the first die with elongated spacer strips. Conductive wires are bonded to corresponding terminal pads on the first die, channeled through a corresponding groove in a corresponding spacer strip, then bonded to a corresponding one of the terminal pads on the substrate. The spacer strips serve to captivate the bonding wires and keep them separated from one another and the surfaces of the dice. The elongated shape of the spacer strip increases the surface area contact of the die and spacer, leading to problems from CTE mismatch.

> In view of the foregoing, it appears that a method for forming stacked semiconductor device assemblies that reduces the likelihood of damage to semiconductor devices and associated wire bonds, as well as provides flexibility in bond pad number and placement on the semiconductor devices of the assembly, would be useful.

BRIEF SUMMARY

The present invention, in a number of exemplary embodiments, includes semiconductor device assemblies, as well as a method for assembling semiconductor devices in a stacked arrangement.

In one aspect of the present invention, a semiconductor device assembly includes a first semiconductor device with a plurality of spacers arranged over an active surface thereof, a second semiconductor device positioned at least partially over the first semiconductor device, and discrete conductive elements protruding over at least a portion of the active surface, and extending through at least one common aperture formed between the spacers, the active surface of the

first semiconductor die, and the back side of the second semiconductor device. The spacers are of a height that spaces the first and second semiconductor devices apart from one another by a distance substantially the same as a predetermined distance that maintains electrical isolation 5 between the discrete conductive elements protruding over the active surface of the first semiconductor device and the back side of the second semiconductor device while minimizing the height of the assembly.

The semiconductor device assembly may also include a 10 substrate, such as a circuit board, an interposer, another semiconductor device, or leads, that includes contact areas to which bond pads of at least the first, lowermost, semiconductor device are electrically connected.

The discrete conductive elements that protrude above the 15 active surface of the first semiconductor device may be electrically connected to corresponding contact areas of a substrate, such as a circuit board, an interposer, another semiconductor device, or leads. Alternatively, the discrete conductive elements may themselves comprise leads e.g., in 20 a leads-over-chip (LOC) type arrangement with the first semiconductor device.

Portions, or all, of the semiconductor device assembly may be encapsulated. For example, the first and second semiconductor devices, as well as portions of a substrate, if 25 any, that are located adjacent to the first semiconductor device and discrete conductive elements extending between those portions of a substrate and the first and second semiconductor devices, may be partially or fully covered with an encapsulant.

One embodiment of a method for forming an assembly according to the present invention includes providing a first semiconductor device, applying or forming spacers to protrude at least partially over an active surface thereof, and positioning a second semiconductor device over the spacers. 35 tation of a conventional semiconductor die assembly; Alternatively, the spacers may be applied to or formed on a back side of the second semiconductor device before placing the second semiconductor device over the first semiconductor device.

Various types of materials, including, without limitation, 40 epoxies, silicones, silicone-carbon resins, polyimides, and polyurethanes, may be used to form the spacers. Spacers may comprise an adhesive tape that may be cut to a desired segment shape and adhered to the semiconductor die. In a further alternative, spacers may be formed upon the semi- 45 conductor die by stereolithography or photolithography techniques as known in the art.

The height of the spacers is selected to space the first and second semiconductor devices a distance substantially the same as a predetermined distance apart from one another. 50 The spacers are configured to support the second semiconductor device positioned thereon while maintaining electrical isolation between the back side of the second semiconductor device and the discrete conductive elements that protrude over the active surface of the first semiconductor 55 assembly of the present invention; device.

Prior to placement of the second semiconductor device, discrete conductive elements, for example, wire bonds, are placed or formed between the bond pads of the first semiconductor device and corresponding contact areas of the 60 substrate. Intermediate portions of the discrete conductive elements pass through an aperture formed between the active surface of the first semiconductor device, the back side of the second semiconductor device, and two of the spacers. The discrete conductive elements may be electri- 65 cally connected to corresponding contact areas of a substrate, such as a circuit board, an interposer, another semi-

conductor device, or leads. Alternatively, the discrete conductive elements may themselves comprise leads e.g., in a leads-over-chip (LOC) type arrangement with the first semiconductor device.

In the event that the height of the spacers will cause the back side of the second semiconductor device to rest upon discrete conductive elements protruding above the active surface of the first semiconductor device, it is preferred that the back side of the second semiconductor device and the discrete conductive elements be electrically isolated from one another, for example, by way of a dielectric (e.g., polymer material, oxide, nitride, etc.) coating on at least portions of the back side of the second semiconductor device that contact discrete conductive elements, a dielectric coating on at least portions of the discrete conductive elements that contact the back side, or some combination thereof.

Of course, assemblies incorporating teachings of the present invention may include more than two semiconductor devices in a stacked arrangement.

Once the semiconductor devices of such an assembly have been assembled with one another and electrically connected with a substrate or with one another, the assembly may be packaged by encapsulation as known in the art using, for example, transfer molding, injection molding, pot molding or stereolithographic techniques.

Other features and advantages of the present invention will become apparent to those of skill in the art through consideration of the ensuing description, the accompanying 30 drawings, and the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view of a schematic represen-

FIG. 2A is a perspective assembly view of one embodiment of an assembly of the present invention;

FIG. 2B is a perspective assembly view of another embodiment of an assembly of the present invention;

FIG. 2C is a perspective assembly view of another embodiment of an assembly of the present invention;

FIGS. 2D(A)-2D(H) are partial perspective views of semiconductor dice having differently configured spacers secured to a surface thereof;

FIGS. 2E-2L are plan views of semiconductor dice having spacers secured to the surfaces thereof in different locations;

FIGS. 3A-3E are schematic representations depicting fabrication of the assembly depicted in FIG. 3F;

FIG. 3F is a schematic representation of one embodiment of an assembly incorporating teachings of the present invention;

FIG. 4 is a cross-sectional representation of another embodiment of an assembly of the present invention;

FIG. 5 is a perspective view of another embodiment of an

FIG. 6A is a perspective view of another embodiment of an assembly of the present invention;

FIG. 6B is a cross-sectional representation of the assembly depicted in FIG. 6A;

FIG. 7 is a perspective assembly view of yet another embodiment of an assembly of the present invention;

FIG. 8A is a schematic representation of a portion of another embodiment of a semiconductor assembly of the present invention; and

FIG. 8B is a schematic representation of a portion of yet another embodiment of a semiconductor assembly of the present invention.

Generally, the present invention contemplates that spacers may be disposed between adjacent semiconductor devices comprising an MCM. Further, the active surfaces of both of 5 the adjacent semiconductor devices may be oriented in substantially the same direction. Also, the semiconductor device having an active surface directly facing a back side of the adjacent semiconductor device may include centrally located bond pads that are wire bonded to a substrate. Such 10 a configuration may provide an MCM with improved flexibility and reliability. As used herein, the term "semiconductor device" includes, for example, a semiconductor die of silicon, gallium arsenide, indium phosphide or other semiconductive material configured as a processor, logic, memory or other function, wherein integrated circuitry is

fabricated on an active surface of the die while part of a

wafer or other bulk semiconductor substrate that is later

dice.

In one exemplary embodiment of the present invention, FIG. 2A shows a perspective view of a semiconductor device 130 having bond pads 134 and generally rectangular spacers 150A disposed proximate the four corners of semi- 25 conductor device 130 on the active surface 129 thereof. Spacers 150A may each include an upper surface 151A, which are configured for abutting against the back side of another semiconductor device superimposed over semiconductor device 130.

Spacers 150A may comprise a tape having an adhesive layer on each side thereof, which may be cut to a desired segment shape and adhered to the active surface 129 of semiconductor device 130. Alternatively, spacers 150A may be formed by depositing a hardenable or curable paste or gel 35 of dielectric material upon the active surface 129 using a dispensing nozzle or a stencil. In a further alternative, spacers 150A may be formed upon the active surface 129 of semiconductor device 130 by stereolithography or photolithography techniques as known in the art. In stereolitho- 40 graphic techniques suitable for such an application, a liquid UV-wavelength light sensitive polymer, also known as a photoimageable material, on the active surface is selectively cured by exposure to a laser beam of appropriate wavelength at desired spacer locations, the process being repeated for 45 higher spacers to provide multilayer structures. The spacers 150A may thus be formed from photoimageable material, and may be formed as at least two superimposed, contiguous, mutually adhered layers of material. Such an operation may be desirably performed at the wafer level, prior to die 50 singulation. Photolithographic techniques involve, for example, application of a layer of dielectric material such as a polyimide to the active surface of a wafer (by, for example, spraying or spin-coating), followed by masking with a photoresist, selective exposure of the photoresist to protect 55 the dielectric material at the spacer location, and subsequent etching of the dielectric material at unprotected locations. Alternatively, photolithography may be used to form spacers from photoresist material itself at desired locations by application of the photoresist followed by selective exposure 60 through a mask.

Semiconductor device 130 may comprise any one of various known types of semiconductor devices, including memories (such as DRAMs, SRAMs, flash memories, EPROMs, EEPROMs, etc.), microprocessors, application 65 specific integrated circuits (ASICs), digital signal processors (DSPs) and the like.

8

Side region 140 of semiconductor device 130 may be sized and configured to encompass the lateral extent of the area on which bond pads 134 are positioned. Put another way, bond pads 134 may lie in an area bounded by the innermost corners, in relation to the center of semiconductor device 130, of each of spacers 150A. As shown in FIG. 2A, bond pads 134 may be arranged and oriented in a single, linear row along an axis located generally through the center of the semiconductor device 130. However, it is understood that the present invention may be implemented using a semiconductor chip having bond pads that are configured in a variety of patterns and having any number of bond pads 134, such as the bond pads 134" in FIG. 2C, which are shown in a parallel, centrally located double-row formation or, alternatively, as shown in FIG. 2B, which shows a semiconductor device 130' including both central and peripheral bond pads 134'.

Spacers 150A may have a height, "Z," which is config-"singulated" to form a plurality of individual semiconductor 20 ured for allowing wire bonds (not shown) to extend, for example, from bond pads 134 toward either of side regions 140 and 142 but without exceeding the height "Z." Such a configuration may allow for placement of another semiconductor die (not shown), adjacent and superimposed above active surface 129 of semiconductor device 130 without contacting wire bonds (not shown) that may extend from centrally located bond pads 134 toward either of side regions 140 or 142.

> In another exemplary embodiment according to the present invention depicted in FIG. 2B, semiconductor device 130' may comprise bond pads 134' and substantially cylindrical spacers 150B disposed proximate the four corners of semiconductor device 130' on the active surface 129' thereof. Spacers 150B may each include an upper surface 151B, which are configured for abutting against the back side of another semiconductor device superimposed over semiconductor device 130'.

> As shown in FIG. 2B, bond pads 134' may be arranged and oriented in a single, linear row along an axis located generally through the center of the semiconductor device 130' as well as along the periphery of semiconductor device 130' adjacent both side regions 138 and 136 of semiconductor device 130'. Accordingly, side region 140' between spacers 150B from the active surface 129' of semiconductor device 130' to height "Z" of spacers 150B may be sized and configured for passing discrete conductive elements in the form of wire bonds (not shown) extending from at least one of bond pads 134' to a position exceeding the periphery of the semiconductor device 130'. Similarly, side region 142' between spacers 150B from the active surface 129' of semiconductor device 130' to height "Z" of spacers 150B may be sized and configured for passing wire bonds (not shown) extending from at least one of bond pads 134' to a position exceeding the periphery of the semiconductor device 130'. Further, side region 138 between spacers 150B from the active surface 129' of semiconductor device 130' to height "Z" of spacers 150B may be sized and configured for passing wire bonds (not shown) extending from at least one of bond pads 134' to a position exceeding the periphery of the semiconductor device 130'. Also, side region 136 between spacers 150B from the active surface 129' of semiconductor device 130' to height "Z" of spacers 150B may be sized and configured for passing wire bonds (not shown) extending from at least one of bond pads 134' to a position exceeding the periphery of the semiconductor device 130'. As explained in more detail hereinbelow, wire

bonds may extend to a common substrate that is sized and configured for electrical connection of the MCM to other devices.

FIG. 2C shows an exploded view of a semiconductor device assembly 90 including a first semiconductor device 5 132A and a second semiconductor device 132B, which are configured to be superimposed adjacent one another and affixed to one another to form an MCM according to the present invention. However, as shown in FIG. 2C, substantially cylindrical spacers 150B are disposed on the back side 10 135B of second semiconductor device 132B. Spacers 150B may each include a lower surface 151C, which are configured for abutting against the active surface 129A of first semiconductor device 132A. Thus, spacers may be applied to or formed on the active surface of the first semiconductor 15 die, on the back side of the second semiconductor die, or at least one spacer may be applied to or formed on both the active surface of the first semiconductor die and on the back side of the second semiconductor die, without limitation.

The present invention contemplates that there are many 20 geometric configurations for spacers 150. For instance, although spacers 150B are depicted in FIG. 2C and in FIG. **2**D(H) as having a substantially cylindrical shape, more generally, spacers 150 may alternatively be configured as pillars having a rectangular cross-section FIG. 2D(A), pillars 25 of triangular cross-section FIG. 2D(B), truncated pyramids FIG. 2D(C), truncated cones FIG. 2D(D), truncated curved cones FIG. 2D(E), elongated strips FIGS. 2D(F) and 2D(G) and cylindrical cross-section FIG. 2D(H). As shown in FIGS. 2D(A-H), spacers 150 may include a surface 151 for 30 matingly engaging an active surface or back side of another semiconductor device (not shown). Spacers 150 alternatively may be formed by dispensing dots. The surface 151 of spacers 150 formed by dispensing dots may be rounded or include a projecting tail. Spacers 150 may be positioned on 35 an active surface 129 of semiconductor device 132 or a back side 135 thereof, without limitation.

Furthermore, the present invention also contemplates a multitude of bond pad and spacer arrangements. By way of example, and not to limit the scope of the present invention, 40 FIGS. 2E-2L illustrate various exemplary arrangements of spacers 150 on the active surface 129 of a semiconductor device in relation to bond pads 134. In FIG. 2E, two substantially cylindrical spacers 150 are located near adjacent corners 155, and a third spacer 150 is located between 45 corners 155 on the opposite peripheral edge 157 of the semiconductor device. In FIG. 2F, a spacer 150 is located near each of the four corners 155 of active surface 129. Only two cylindrical spacers 150 are used in the embodiment of FIG. 2G, each spacer 150 being positioned adjacent opposite 50 peripheral edges 157 of the semiconductor device on opposite peripheral edges 157 of the centrally located rows of bond pads 134. Of course, the diameter of the cylinders may be greater than the lateral dimensions of spaces of other arrangements, to provide adequate stability for the upper 55 semiconductor device. FIGS. 21 and 2J illustrate the use of spacers 150 with generally triangular and generally square cross-sections, respectively, positioned at corners 155 of active surface 129. In FIG. 2H, four elongated spacers 150 are shown, two spacers 150 each being located adjacent to 60 a portion of and parallel with one peripheral edge 157 of the semiconductor device and the other two spacers 150 being similarly located adjacent to the opposite peripheral edge 157 of the semiconductor device. FIGS. 2K and 2L illustrate other orientations of elongated spacers 150. In FIG. 2K, the 65 two elongated spacers 150 are positioned adjacent and parallel to opposite peripheral edges 157 of the semicon**10**

ductor device. The four elongated spacers 150 depicted in FIG. 2L are positioned to extend from a location adjacent corners 155 diagonally toward the center of active surface 129 of the semiconductor device. Although the spacers 150 shown in FIGS. 2E-2L are shown as being positioned on the active surface 129 of a lower semiconductor device, the present invention also contemplates that spacers 150 may be positioned on the back side of an upper semiconductor device, as shown in FIG. 2C.

Thus, it may be appreciated that the bond pads on the active surface of the semiconductor device may be configured in relationship to the size and position of the spacers, as illustrated by FIGS. 2E-2L for providing sufficient accessibility to those bond pads positioned centrally. In more detail, at least one of the side regions of a multi-chip module, assuming the disposition of two semiconductor devices superimposed with respect to one another and separated by spacers positioned therebetween, may be sized for providing a common aperture, respectively, for ingress and egress of discrete conductive elements for electrical connection to other electrical components, such as, for instance, the connection pads of an interposer. Specifically, at least one common aperture along a peripheral edge or side region may be sized and configured for accommodating a plurality of wire bonds extending therethrough and, optionally to the connection pads of an interposer.

Although the spacers 150 shown in FIGS. 2E-2L are shown as being positioned on the active surface 129 of a semiconductor device for providing an aperture for ingress and egress of discrete conductive elements, the present invention also contemplates, as shown in FIG. 8A, that spacers 850 may be formed over the discrete conductive elements 838 following electrical connection. Spacers 850 may be positioned over bond pads 834 of first semiconductor device 830A, and second semiconductor device 830B is positioned over the first semiconductor device 830A in relation thereto by spacers 850. Alternatively, as shown in FIG. 8B, second semiconductor device 830B' may be positioned in relation to first semiconductor device 830A' by spacers 850'. Spacers 850' may be formed over the discrete conductive elements 838' and positioned adjacent bond pads 834' of first semiconductor device 830A'.

As described hereinabove, the present invention may provide relatively great flexibility in the arrangement of the bond pads of a semiconductor device over which another semiconductor die is superimposed. Another aspect of a multi-chip module arrangement of the present invention may be particularly desirable, as discussed below.

A multi-chip module according to the present invention may develop thermal stresses of lower magnitudes because direct affixation between stacked semiconductor dice may be limited to the mechanical coupling due to the interposed spacers. Since conventional multi-chip modules may be affixed to one another with a continuous layer of adhesive with mechanical properties (e.g., modulus of elasticity, coefficient of thermal expansion, etc.) that do not precisely correspond to the mechanical properties of the semiconductor devices, stresses, such as thermal stresses, may develop between the semiconductor devices. It should be noted that the present invention does not preclude the use of additional structure to affix the stacked semiconductor devices, such as, for example, introduction of a dielectric underfill layer therebetween. In such an instance, the spaced relationship of the stacked semiconductor devices and the open spaces between the spacers at the periphery of the assembly provides more than adequate space to accommodate expansion

or contraction of the interposed dielectric material while it is curing or otherwise hardening.

Turning now to FIGS. 3A-3E, an exemplary method for fabricating assembly 110 is illustrated.

As shown in FIG. 3A, a substrate 120, in this case an 5 interposer, is provided. Of course, the use of other types of substrates, such as circuit boards, semiconductor devices, leads, and the like, in assemblies and assembly methods incorporating teachings of the present invention are also within the scope of the present invention. Accordingly, 10 substrate 120 may be formed from silicon, glass, ceramic, an organic material (e.g., FR-4 or FR-5 resin laminate), metal (e.g., copper, aluminum, etc.), or any other suitable material. Contact areas 124, shown in the form of bond pads, are arranged on surface 122 of substrate 120 adjacent to a 15 semiconductor device supporting region 123 of surface 122.

Next, as shown in FIG. 3B, first semiconductor device 130A is positioned on and secured to supporting region 123 of surface 122 by way of first adhesive element 126. By way of example, first adhesive element 126 may comprise an 20 adhesive-coated structure, such as a polyimide film, or a quantity of adhesive material (e.g., thermoset resin, thermoplastic resin, epoxy, etc.). Discrete conductive elements 138A, depicted as bond wires in FIG. 3B, are formed or placed as well known in the art using a wire bond capillary 25 between bond pads 134 of first semiconductor device 130A and their corresponding contact areas 124 of substrate 120.

FIG. 3C illustrates that two or more spacers 150A may then be positioned upon the active surface 129 of the first semiconductor device 130A. For instance, a volume of 30 adhesive may be applied in a predetermined volume to form a spacer 150A, the adhesive at least partially unconsolidated (e.g., liquid, paste, gel, etc.) on active surface 129 of first semiconductor device 130A. Upon curing, the predetermined quantity of adhesive material may cause a subse- 35 quently positioned second semiconductor device **130**B (FIG. 3D) to be spaced a distance substantially the same as a predetermined distance apart from first semiconductor device 130A. However, the second semiconductor device **130**B may be positioned over the first semiconductor device 40 130A prior to curing of the adhesive material if the adhesive material in an uncured state provides adequate mechanical support and, therefore, curing of the adhesive material may be used to affix the first semiconductor device 130A to the second semiconductor device 130B.

As may be appreciated, a suitable adhesive material may preferably have sufficient viscosity or surface tension to resist excessive spreading or flowing off of the active surface 129 of the first semiconductor device 130A. However, the viscosity of adhesive material may permit a quantity thereof 50 to spread out somewhat when placed on active surface 129, but while remaining relatively thick. By way of example only, adhesive material may comprise an epoxy, a silicone, a silicone-carbon resin, a polyimide, an acrylate or a polyurethane. Some suitable dielectric adhesive materials are 55 those available from LOCTITE®/HENKEL®, formerly Dexter Corporation of Industry, Calif., and are known as QUANTUM die attach and thermal adhesives. Other suppliers of suitable dielectric adhesive materials include Ablestik, Hitachi, Sumitomo, and Advanced Applied Adhesive. A 60 suitable polyimide is polyamideimide (PAI), marked under the trademark TORLON® by Amoco Corporation. Another suitable polyimide is Bismaleimide (BMI).

Alternatively, a so-called double-sided tape comprising a dielectric film having an adhesive applied to each side 65 thereof may be employed to form spacers **150**A. For instance, discrete pieces of double-sided tape may be placed

12

upon the active surface 129 of first semiconductor device 130A. The thickness "Z" of the double-sided tape may be selected so that the back side of the second semiconductor device 130B will not contact the discrete conductive elements 138A. Such a configuration may reduce or prevent electrical shorting of the discrete conductive elements 138A with one another or with the back side of the second semiconductor device 130B.

It should also be appreciated that spacers 150A may be formed on the active surface 129 of first semiconductor device 130A prior to formation of discrete conductive elements 138A. Thus, the size and position of spacers 150A may be selected so as to not interfere with formation of discrete conductive elements 138A. For instance, the size and position of spacers 150A may be selected so as to not interfere with a wire bond capillary as employed in a wire bonding process. Such a process sequence may reduce manufacturing cycle times by enabling simultaneous formation of spacers on a number of semiconductor devices (for example, by stereolithography, photolithography, stenciling, etc., while the semiconductor devices are still at the wafer level. In addition, as illustrated in FIG. 2C, alternatively, spacers may be disposed on the back side of the second semiconductor device 130B.

As depicted in FIG. 3D, second semiconductor device 130B may be aligned with and positioned over first semiconductor device 130A in a substantially parallel, planar relationship thereto and placed upon spacers 150A. For instance, a pick-and-place device may be used to align, position and place second semiconductor device 130B upon spacers 150A. The second semiconductor device 130B may be substantially the same size as the first semiconductor device 130A resulting in a same/similar size die stack as depicted in FIG. 3D. Alternatively, the second semiconductor device 130B may be smaller than the first semiconductor device 130A, resulting in a pyramid die stack. Additionally, it will be appreciated that an inverted pyramid stack may be formed, the second semiconductor device 130B being larger than the first semiconductor device 130A.

Optionally, prior to assembly of second semiconductor device 130B with first semiconductor device 130A, discrete conductive elements 138A may be at least partially insulated with a dielectric coating. Such coating may be effected by dispensing a low viscosity dielectric material over discrete conductive elements 138A, by forming a dielectric coating thereover using stereolithography, or by other suitable techniques. At least partially encapsulating or insulating discrete conductive elements 138A, particularly the portions thereof proximate to the back side of second semiconductor device 130B, may inhibit or prevent electrical shorting or other undesirable electrical communications.

More generally, back side 135 of second semiconductor device 130B may be electrically isolated from discrete conductive elements 138A that extend above the active surface 129 of first semiconductor device 130A by being spaced apart therefrom, by dielectric coating on at least contacting portions of one or both of discrete conductive elements 138A and back side 135, or by any combination of spacing and dielectric coating(s). A dielectric coating may be easily formed on the back side 135 using, for example, spin coating of a polyimide, oxidation or nitridation of the semiconductor material of the back side 135, application of an adhesive-coated dielectric film, or other known technique.

First semiconductor device 130A and second semiconductor device 130B are substantially spaced a set distance apart from one another, which set distance may or may not

be equal to the predetermined distance, depending upon whether or not spacers 150A expand or contract upon curing or hardening. Of course, thermoplastic adhesive materials may harden upon cooling, while other types of adhesive materials may be cured in a manner that depends upon the type of curable adhesive material employed and result in at least somewhat resilient structures. By way of example only, snap curing processes, heat curing processes, chemical (in situ) curing, UV curing processes, microwave curing processes, or any suitable combination thereof (e.g., UV curing an exposed, outer portion of adhesive material, then heat curing the interior portions thereof) may be used to cure a spacer 150A comprising a curable adhesive material to at least a semisolid state.

Next, as shown in FIG. 3E, discrete conductive elements 138B, again wire bonds by way of example, may be positioned between bond pads 134 of second semiconductor device 130B and corresponding contact areas 124 of substrate 120 to electrically connect bond pads 134 and contact 20 areas 124.

Once bond pads 134 of second semiconductor device 130B are in communication with their corresponding contact areas 124 of substrate 120, a protective encapsulant 40 may be placed over all or part of substrate 120, first semicon- 25 ductor device 130A, and/or second semiconductor device 130B. FIG. 3F shows a protective encapsulant 40 over part of substrate 120, first semiconductor device 130A, and second semiconductor device 130B. By way of example only, protective encapsulant 40 may comprise a pot or transfer molded package, as shown in FIG. 3F, a stereolithographically fabricated package, or a glob-top type overcoat. As noted previously, a dielectric underfill material may be introduced between semiconductor devices 130A and 130B after assembly thereof. Of course, known materials and processes may be used to form protective encapsulant 40. In the molded package example, protective encapsulant 40 may be formed from a transfer molding compound (e.g., a two-part silicon particle-filled epoxy) using known transfer 40 molding processes, which may employ thermoset resins or thermoplastic polymers, or pot-molded using a thermosetting resin or an epoxy compound. In the stereolithography example, protective encapsulant 40 may comprise a plurality of at least partially superimposed, contiguous, mutually 45 adhered material layers. For example, each layer may be formed by selectively curing (e.g., with a UV laser) regions of a layer of photocurable (e.g., UV curable) material, as known in the stereolithography art. When protective encapsulant 40 is a glob top, suitable glob-top materials (e.g., 50 epoxy, silicone, silicone-carbon resin, polyimide, polyurethane, etc.) may be dispensed, as known in the art, to form protective encapsulant 40.

Protective encapsulant 40 may flow between first semiconductor device 130A and second semiconductor device 55 130B and around discrete conductive elements 138A. Such encapsulant disposed about discrete conductive elements 138A may electrically isolate discrete conductive elements 138A from back side 135 of second semiconductor device 130B.

An MCM assembly according to the present invention will next be described with continued reference to FIGS. 3E and 3F. The depicted substrate 120 is an interposer with a number of bond pads, which are referred to herein as contact areas 124, through which electrical signals are input to or 65 output from semiconductor devices 130 carried upon or adjacent to a surface 122 of substrate 120. Each contact area

14

124 corresponds to a bond pad 134 on an active surface 129 of one of the semiconductor devices 130 positioned upon substrate 120.

As shown in FIG. 3E, a first semiconductor device 130A may be secured to substrate 120 by way of a first adhesive element 126, such as a quantity of an appropriate thermoset resin, a quantity of pressure sensitive adhesive, an adhesive-coated film or tape, or the like. Bond pads 134 of first semiconductor device 130A communicate with corresponding contact areas 124 of substrate 120 by way of discrete conductive elements 138A, such as the illustrated bond wires, tape-automated bond (TAB) elements comprising traces carried on a flexible dielectric film, other thermocompression bonded leads, and other known types of conductive elements. However, at least one of the bond pads 134 of the first semiconductor device 130A may be located centrally.

Second semiconductor device 130B may be positioned over, or "stacked" on, first semiconductor device 130A. A back side 135 of second semiconductor device 130B may be electrically isolated from discrete conductive elements 138A either by being spaced apart therefrom or by way of dielectric coatings on at least portions of discrete conductive elements 138A that may contact back side 135. Alternatively, back side 135 may include dielectric coatings on at least portions thereof that contact discrete conductive elements 138A. Second semiconductor device 130B may be secured to first semiconductor device 130A by way of spacers 150A interposed between and secured to active surface 129 of first semiconductor device 130A and back side 135 of second semiconductor device 130B. By way of example only, spacers 150A may comprise a thermoplastic resin, a thermoset resin, an epoxy, or any other suitable material that, upon at least partial curing, will adhere to and substantially maintain the desired relative positions of first and second semiconductor devices 130A, 130B.

Of course, optionally and as previously noted, the space between first semiconductor device 130A and second semiconductor device 130B may be underfilled, as known in the art. Known underfill materials (e.g., thermoset resins, two-stage epoxies, etc.) may be used. For example, liquid encapsulant material sold as WE707 by Kulicke & Soffa Industries of Willow Grove, Pa., and similar materials sold by Dexter Corporation as QMI 536 may be used.

Bond pads 134 of second semiconductor device 130B may be electrically connected to corresponding contact areas 124 of substrate 120 by way of discrete conductive elements 138B. Discrete conductive elements 138B may comprise the aforementioned bond wires, TAB elements, other thermocompression bonded leads, or any other known type of discrete conductive element for extending between and establishing the desired communication between a bond pad 134 and its corresponding contact area 124.

Assembly 110 may also include a plurality of discrete external connective elements 114 carried by substrate 120 and in electrical communication with contact areas 124 through vias (not shown) and traces (not shown) of substrate 120, such as the depicted solder balls, conductive pins, conductive lands or any other conductive structures that are suitable for interconnecting assembly 110 with other, external electronic components. Finally, assembly 110 may be encapsulated as depicted in FIG. 3F, using any suitable protective encapsulant 40.

In another aspect of the present invention, as illustrated in FIG. 4, an assembly 110 may include more than two semiconductor devices 130. Each additional semiconductor device 130 may be added to assembly 110 in a manner similar to that described in reference to FIGS. 3D and 3E. It

should also be appreciated that the present invention contemplates more than three semiconductor devices in a stacked arrangement.

In a further aspect of the present invention, by employing the spacers of the present invention, two or more side 5 apertures formed between the opposing surfaces of stacked semiconductor devices may provide access to bond pads of one of the stacked semiconductor devices.

For instance, FIG. 5 shows a perspective view of an assembly 210 according to the present invention wherein a 10 first semiconductor device 230A may be secured to substrate 220 by way of a first adhesive element 226, such as a quantity of an appropriate thermoset resin, a quantity of pressure sensitive adhesive, an adhesive-coated film or tape, or the like. A second semiconductor device 230B, which 15 may be substantially identical to first semiconductor device 230A, may be positioned over, or "stacked" on, first semiconductor device 230A. Discrete conductive elements 238A access bond pads 234A through the side apertures formed between the opposing surfaces of the semiconductor devices 20 230A, 230B.

Spacers 250 may be positioned proximate each corner of and between first semiconductor device 230A and second semiconductor device 230B. Spacers 250 may comprise a quantity of an appropriate thermoset resin, a quantity of 25 pressure sensitive adhesive, an adhesive-coated film or tape, or the like. Accordingly, spacers 250 may position first semiconductor device 230A in relation to second semiconductor device 230B. Further, spacers 250 may affix first semiconductor device 230A to second semiconductor device 30 230B.

A back side 235 of second semiconductor device 230B may be electrically isolated from discrete conductive elements 238B either by being spaced apart therefrom or by way of dielectric coatings on at least portions of discrete 35 conductive elements 238B that may potentially contact one another. Alternatively, back side 235 may include dielectric coatings on at least portions thereof that may potentially contact discrete conductive elements 238A.

As shown in FIG. 5, bond pads 234B of second semiconductor device 230B may be electrically connected to corresponding contact areas 224 of substrate 220 by way of discrete conductive elements 238B. Discrete conductive elements 238B may comprise the aforementioned bond wires, TAB elements, other thermocompression bonded 45 leads, or any other known type of discrete conductive element for extending between and establishing the desired communication between a bond pad 234B and its corresponding contact area 224. The present invention may accommodate various bond pad configurations. As shown in 50 FIG. 5, bond pads 234B comprise both centrally located bond pads 234B as well as peripherally located bond pads 234A.

Generally, the present invention contemplates that at least two discrete conductive elements may share a common 55 aperture formed between two semiconductor devices. Discrete conductive elements 238A of first semiconductor device 230A may extend from bond pads 234A and through a common side aperture formed between discrete spacers 250, the active surface of the first semiconductor device 60 230A and the back side 235 of the second semiconductor device 230B for communication with corresponding contact areas 224 of substrate 220.

Thus, the present invention provides a configuration wherein conductive elements may extend from centrally 65 positioned bond pads of a semiconductor device over which another semiconductor device is positioned through at least

16

one common aperture formed between spacers, the active surface of the semiconductor die over which another semiconductor device is positioned, and the back side surface of the another semiconductor device. Alternatively, it may be advantageous to provide a plurality of peripheral or side apertures for the ingress and egress of discrete conductive elements, such as wire bonds.

For instance, FIGS. 6A and 6B show another embodiment of the invention, multi-chip module **211**. Centrally located bond pads (not shown) on first semiconductor device 230A are electrically connected to corresponding contact areas 224A of substrate 220 by way of discrete conductive elements 238A. The discrete conductive elements 238A pass between spacers 250. A common aperture exists between spacers 250, the active surface of the first semiconductor device 230A, and the back side 235 of second semiconductor device 230B. Centrally located bond pads 234B of second semiconductor device 230B are electrically connected to corresponding contact areas 224B (FIG. 6B) of substrate 220 by way of discrete conductive elements 238B. Contact areas 224A and 224B are arranged on the substrate 220 adjacent opposing sides of first semiconductor device 230A, allowing electrical isolation between discrete conductive elements 238A and 238B.

FIG. 7 depicts an exploded perspective view of another embodiment of the invention, multi-chip module 310. Multichip module 310 includes a first semiconductor device 330A affixed to substrate 320, and a second semiconductor device 330B. The second semiconductor device 330B is positioned over the first semiconductor device 330A and is positioned in relation thereto by spacers 350, which extend from the back side of second semiconductor device 330B to the active surface of the first semiconductor device 330A. Additionally, each peripheral region of a multi-chip module 310, as shown in FIG. 7, encompasses two or more discrete conductive elements 338A, which pass through the aperture formed between spacers 350, the active surface of the first semiconductor device 330A and the back side of second semiconductor device 330B. Moreover, the bond pads of the first semiconductor device 330A are arranged in both the central region and the peripheral region of the active surface of the first semiconductor device 330A. Contact areas 324 are arranged adjacent each side of first semiconductor device 330A. Centrally located bond pads 334A and peripheral bond pads 334B are electrically connected by way of discrete conductive elements 338A to corresponding contact areas 324 of substrate 320.

As will be appreciated by those of ordinary skill in the art, the present invention conserves material in comparison to adhesive "pillow" spacing techniques and avoids CTE mismatch problems associated with the interface between the adhesive and transfer mold compound along the interface therebetween, reduces the volume of material required as well as the number of process steps in comparison to the use of silicon or other preformed spacers requiring application of an adhesive thereto and provides an extremely flexible, simple yet robust packaging method and resulting end product.

Although the foregoing description contains many specifics, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some exemplary embodiments. Similarly, other embodiments of the invention may be devised that do not depart from the scope of the present invention. Features from different embodiments may be employed in combination. The scope of the invention is, therefore, indicated and limited only by the appended claims and their legal equiva-

lents, rather than by the foregoing description. All additions, deletions, and modifications to the invention, as disclosed herein, which fall within the meaning and scope of the claims are to be embraced thereby.

What is claimed is:

- 1. A multi-chip module comprising:
- a substrate;
- a first semiconductor device having an active surface including a central region encompassing bond pads and 10 a back side, the back side affixed to the substrate;
- a second semiconductor device having an active surface including bond pads and a back side;
- spacers interposed between the active surface of the first semiconductor device and the back side of the second 15 semiconductor device;
- first discrete conductive elements extending from the bond pads of the first semiconductor device and to a first contact area on a first side of the substrate, wherein each conductive element extending to the first contact 20 area on the first side of the substrate extends from a respective centrally located bond pad proximate to a central portion of the active surface of the first semiconductor device through a first common aperture formed between a first pair of the spacers;
- second discrete conductive elements extending from the bond pads of the first semiconductor device and to a second contact area on a second, opposite side of the substrate, wherein each conductive element extending to the second contact area on the second side of the substrate extends from another respective centrally located bond pad proximate to a central portion of the active surface of the first semiconductor device through a second common aperture formed between a second pair of the spacers; and
- third discrete conductive elements extending from the bond pads of the first semiconductor device and to a third contact area on a third side of the substrate, wherein each conductive element extending to the third contact area on the third side of the substrate extends 40 from a respective peripheral bond pad located proximate to a peripheral portion of the active surface of the first semiconductor device through a third common aperture formed between one spacer of the first pair and another spacer of the second pair.
- 2. The multi-chip module of claim 1, wherein each discrete conductive element comprises a respective wire bond.
 - 3. A multi-chip module, comprising:
 - a substrate comprising contact areas on a surface thereof; 50
 - a first semiconductor device having an active surface including bond pads thereon and an opposing back side affixed to the substrate;
 - discrete conductive elements, each extending over the active surface of the first semiconductor device from 55 respective bond pads of the bond pads to respective contact areas on the substrate surface;
 - spacers positioned on the active surface of the first semiconductor device, wherein each discrete conductive element extending through a first opening defined 60 by the spacers further extends from a respective centrally located bond pad proximate to a central portion of the active surface of the first semiconductor device, wherein each discrete conductive element extending through a second opening defined by the spacers and 65 oriented perpendicular to the first opening further extends from a respective peripheral bond pad located

18

- proximate to a peripheral portion of the active surface of the first semiconductor device through the second opening; and
- a second semiconductor device superimposed over the first semiconductor device and supported by the spacers.
- 4. The multi-chip module of claim 3, wherein at least one of the spacers is positioned at a peripheral corner of the active surface of the first semiconductor device.
- 5. The multi-chip module of claim 3, wherein each discrete conductive element comprises a respective wire bond.
 - 6. The multi-chip module of claim 3, further comprising: a third semiconductor device positioned over the second semiconductor device; and
 - additional spacers interposed between an active surface of the second semiconductor device and a back side of the third semiconductor device.
- 7. The multi-chip module of claim 3, wherein the spacers comprise at least one of a dielectric material, a tape having an adhesive on each side thereof, a tape coated with thermoplastic material, an adhesive paste, a flowable adhesive, a photocurable material, a thermoplastic material, or a thermocurable material.
 - **8**. The multi-chip module of claim **7**, wherein at least one of the spacers comprises superimposed, contiguous, mutually adhered materials.
 - 9. A multi-chip module, comprising:
 - a first semiconductor device having an active surface including bond pads thereon and an opposing back side affixed to a substrate;
 - a second semiconductor device stacked over the first semiconductor device;
 - spacers interposed between the active surface of the first semiconductor device and a back side of the second semiconductor device;
 - a first opening facing a first periphery of the stacked first and second semiconductor devices and defined between a first set of spacers of the spacers;
 - a second opening facing a second, opposing periphery of the stacked first and second semiconductor devices and defined between a second set of spacers of the spacers, wherein the first set of spacers is separate from the second set of spacers;
 - a third opening facing a third periphery of the stacked first and second semiconductor devices and defined between a third set of spacers of the spacers, wherein the third periphery of the stacked first semiconductor device and the second semiconductor device is oriented in a direction transverse to the first periphery and the second periphery; and
 - discrete conductive elements, each extending over the active surface of the first semiconductor device from respective bond pads of the bond pads of the first semiconductor device to respective contact areas on the substrate, wherein each discrete conductive element extending through the first opening or the second opening further extends from a respective centrally located bond pad proximate to a central portion of the active surface of the first semiconductor device, and wherein each discrete conductive element extending through the third opening further extends from a respective peripheral bond pad located proximate to a peripheral portion of the active surface of the first semiconductor device.

- 10. The multi-chip module of claim 9, wherein at least one of the spacers is positioned at a peripheral corner of the active surface of the first semiconductor device.
- 11. The multi-chip module of claim 9, further comprising a dielectric coating on at least portions of at least one of the discrete conductive elements and the back side of the second semiconductor device, the dielectric coating configured to electrically isolate the discrete conductive elements from the back side of the second semiconductor device.
- 12. The multi-chip module of claim 9, further comprising an insulative material disposed at least partially between the first semiconductor device and the second semiconductor device.
- 13. The multi-chip module of claim 9, wherein each discrete conductive element comprises a respective wire bond.
- 14. The multi-chip module of claim 9, wherein the spacers comprise at least one of a dielectric material, a tape having an adhesive on each side thereof, a tape coated with thermoplastic material, an adhesive paste, a flowable adhesive, a photocurable material, a thermoplastic material, or a 20 thermocurable material.
- 15. The multi-chip module of claim 14, wherein at least one of the spacers comprises superimposed, contiguous, mutually adhered materials.

- 16. The multi-chip module of claim 9, further comprising: a third semiconductor device positioned over the second semiconductor device; and
- additional spacers interposed between an active surface of the second semiconductor device and a back side of the third semiconductor device.
- 17. The multi-chip module of claim 16, further comprising:
- peripheral bond pads on the third semiconductor device; and
- discrete conductive elements electrically connecting the peripheral bond pads to corresponding contact areas of the substrate.
- 18. The multi-chip module of claim 9, further comprising additional discrete conductive elements extending over the active surface of the first semiconductor device from respective bond pads of the bond pads to respective contact areas on a substrate surface through a fourth opening defined between a fourth set of spacers of the spacers.
- 19. The multi-chip module of claim 18, wherein the third set of spacers is separate from the fourth set of spacers.

* * * * *