

US010727085B2

(12) United States Patent Lin et al.

(10) Patent No.: US 10,727,085 B2 (45) Date of Patent: Jul. 28, 2020

PRINTED ADHESION DEPOSITION TO MITIGATE INTEGRATED CIRCUIT

PACKAGE DELAMINATION

Applicant: TEXAS INSTRUMENTS **INCORPORATED**, Dallas, TX (US)

Inventors: Yong Lin, Plano, TX (US); Rongwei

Zhang, Dallas, TX (US); Benjamin Stassen Cook, Rockwall, TX (US); **Abram Castro**, Fort Worth, TX (US)

TEXAS INSTRUMENTS (73)Assignee:

INCORPORATED, Dallas, TX (US)

Subject to any disclaimer, the term of this Notice:

patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Appl. No.: 14/985,034

Filed: Dec. 30, 2015 (22)

Prior Publication Data (65)

> US 2017/0194170 A1 Jul. 6, 2017

(51)Int. Cl.

H01L 23/00 (2006.01)H01L 23/495 (2006.01)

(Continued)

U.S. Cl. (52)

CPC *H01L 21/50* (2013.01); *H01L 23/3142* (2013.01); *H01L 23/49513* (2013.01); *H01L* 23/49582 (2013.01); H01L 24/32 (2013.01); H01L 24/45 (2013.01); H01L 24/48 (2013.01); H01L 24/83 (2013.01); H01L 24/85 (2013.01); H01L 23/12 (2013.01); H01L 23/13 (2013.01); H01L 23/14 (2013.01); H01L 23/15 (2013.01); H01L 23/3107 (2013.01); H01L 23/49548 (2013.01); H01L 24/29 (2013.01); H01L 24/97 (2013.01); H01L 25/0657 (2013.01); H01L

2021/60277 (2013.01); H01L 2224/296 (2013.01); *H01L 2224/2919* (2013.01); *H01L* 2224/29116 (2013.01); H01L 2224/32245 (2013.01); H01L 2224/45116 (2013.01); H01L *2224/45616* (2013.01);

(Continued)

Field of Classification Search (58)

CPC H01L 21/50; H01L 23/49513; H01L 23/4952; H01L 23/49537; H01L 24/85; H01L 2021/60277; H01L 23/3142; H01L 23/28; H01L 24/49; H01L 25/0657; H01L 24/97

See application file for complete search history.

(56)**References Cited**

U.S. PATENT DOCUMENTS

257/679 5,817,544 A * 10/1998 Parthasarathi H01L 23/10 438/123


(Continued)

Primary Examiner — Mohsen Ahmadi (74) Attorney, Agent, or Firm — Dawn Jos; Charles A. Brill; Frank D. Cimino

ABSTRACT (57)


A method includes applying a die attach material to a die pad of an integrated circuit package. The die attach material is employed as a bonding material to the die pad. The method includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material. The method includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit package to mitigate delamination between the integrated circuit die and the die pad.


17 Claims, 4 Drawing Sheets





US 10,727,085 B2 Page 2


(51)	Int. Cl.				2009/0026594	A1*	1/2009	Yee H01L 21/4821
	H01L 23	3/31		(2006.01)			- /	257/676
	H01L 25	065		(2006.01)	2009/0065912	Al*	3/2009	Riedl C25D 3/56
	H01L 23	3/13		(2006.01)	2000/0146260	A 1 \$\dot{\psi}	C/2000	257/666
	H01L 23	/12		(2006.01)	2009/0146268	A1*	6/2009	Huang H01L 21/6835
	H01L 23	R/15		(2006.01)	2000/0283807	A 1 *	11/2000	257/659 Fukaya H01L 23/3107
	H01L 23	3/14		(2006.01)	2009/0203097	AI	11/2009	257/696
	H01L 21	/50		(2006.01)	2009/0309201	A 1 *	12/2009	Morita H01L 23/49503
	H01L 21			(2006.01)	2007/0307201	711	12/2007	257/676
(52)	U.S. Cl.	, 00		(=000.01)	2011/0042125	A1*	2/2011	Lee
(32)			H011	. 2224/48091 (2013.01); H01L				174/250
	C1 C			` '	2011/0111563	A1*	5/2011	Yanagi H01L 21/561
	(20			(2013.01); H01L 2224/48816				438/118
	(20		/ -	2224/48996 (2013.01); H01L	2012/0211889	A1*	8/2012	Edwards H01L 21/4821
	(20			(2013.01); H01L 2224/73265				257/746
	(20		/ -	2224/80856 (2013.01); H01L	2012/0212536	A1*	8/2012	Saito
	/= 0			(2013.01); H01L 2224/83192	2012/0252151		10/2012	347/16
	(20		/ -	. 2224/83951 (2013.01); H01L	2012/0252164	Al*	10/2012	Nakao
				2 (2013.01); H01L 2224/85051	2012/0122654	A 1	5/2012	438/107
	(20	013.01	1); <i>H01L</i>	. 2224/92247 (2013.01); H01L	2013/0122654 2013/0154110			Ho et al. Gowda
			2924/00	0014 (2013.01); H01L 2924/14	2013/0134110			Chen H01L 21/56
	(2013	.01); H0	01L 2924/181 (2013.01); H01L	2013/0200311	711	10/2013	438/118
		29	924/3511	(2013.01); H01L 2924/35121	2014/0097526	A1*	4/2014	Suleiman H01L 24/33
				(2013.01)				257/676
					2014/0124939	A 1 *	5/2014	Romig H01L 24/24
					ZU14/U1Z4232	7 1 1	J/2017	10111g 1101L 27/27
(56)			Referen	ces Cited	2014/0124333	711	3/2014	257/773
(56)					2001/0745599		6/2014	257/773 Romig et al.
(56)	Į			ces Cited DOCUMENTS			6/2014	257/773 Romig et al. Park
		J.S. I	PATENT	DOCUMENTS	2001/0745599 2014/0168902	A1*	6/2014 6/2014	257/773 Romig et al. Park
	L 6,452,255 I	J.S. I	PATENT	DOCUMENTS Bayan H01L 23/3107	2001/0745599 2014/0168902	A1*	6/2014 6/2014	257/773 Romig et al. Park
	6,452,255]	J.S. I B1*	PATENT 9/2002	DOCUMENTS Bayan H01L 23/3107 257/666	2001/0745599 2014/0168902 2014/0175599	A1* A1*	6/2014 6/2014 6/2014	257/773 Romig et al. Park
		J.S. I B1*	PATENT 9/2002	DOCUMENTS Bayan H01L 23/3107 257/666 Yang H01L 24/83	2001/0745599 2014/0168902	A1* A1*	6/2014 6/2014 6/2014	257/773 Romig et al. Park
	6,452,255 I 7,224,070 I	J.S. F B1 * B2 *	PATENT 9/2002 5/2007	DOCUMENTS Bayan H01L 23/3107 257/666 Yang H01L 24/83 257/777	2001/0745599 2014/0168902 2014/0175599 2014/0284779	A1* A1*	6/2014 6/2014 6/2014 9/2014	257/773 Romig et al. Park
	6,452,255]	J.S. F B1 * B2 *	PATENT 9/2002 5/2007	DOCUMENTS Bayan H01L 23/3107 257/666 Yang H01L 24/83	2001/0745599 2014/0168902 2014/0175599 2014/0284779	A1* A1*	6/2014 6/2014 6/2014 9/2014	257/773 Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1	J.S. F B1 * B1 *	PATENT 9/2002 5/2007 6/2007	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528	A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2014	257/773 Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1	J.S. F B1 * B2 * B2 *	PATENT 9/2002 5/2007 6/2007 2/2008	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528	A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2014	257/773 Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1	J.S. F B1 * B2 * B2 *	PATENT 9/2002 5/2007 6/2007 2/2008	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202	A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2014 2/2015	257/773 Romig et al. Park H01L 23/367 361/719 Romig H01L 23/29 257/528 Hayata H01L 24/48 257/676 Dellea H01L 21/67721 427/180 Takeda B29C 41/20
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 7,427,813 1	J.S. F B1 * B1 * B1 *	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202	A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2014 2/2015	257/773 Romig et al. Park
	6,452,255 I 7,224,070 I 7,227,245 I 7,327,017 I 7,427,813 I 9,496,171 I	J.S. F B1 * B2 * B1 * B2 *	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060	A1* A1* A1* A1*	6/2014 6/2014 9/2014 12/2014 2/2015 11/2015	257/773 Romig et al. Park H01L 23/367
	6,452,255 1 7,224,070 1 7,327,245 1 7,427,813 1 9,496,171 1 9,524,926 1	J.S. F B1 * B2 * B1 * B2 * B2 *	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384	A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015	Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 7,427,813 1 9,496,171 1 9,524,926 1 9,646,906 1	J.S. F B1 * B2 * B1 * B2 * B2 * B2 *	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384	A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015	Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1	J.S. F B1* B2* B1* B2* B2* B2* B2*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558	A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015	Romig et al. Park
	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1	J.S. F B1* B2* B1* B2* B2* B2* B2* B2*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558	A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015	Romig et al. Park
2002	6,452,255] 7,224,070] 7,227,245] 7,327,017] 9,496,171] 9,524,926] 9,646,906] 9,780,017] 9,865,554] 2/0041019]	J.S. F B1* B2* B1* B2* B2* B2* B2* B2* B1*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851	A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015 3/2016 6/2016	Romig et al. Park
2002	6,452,255] 7,224,070] 7,227,245] 7,327,017] 9,496,171] 9,524,926] 9,646,906] 9,780,017] 9,865,554] 2/0041019]	J.S. F B1* B2* B1* B2* B2* B2* B2* B2* B1*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851	A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015 3/2016 6/2016	Romig et al. Park H01L 23/367
2002	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1 9,865,554 1 2/0041019 2 4/0038471 2	J.S. F B1* B2* B1* B2* B2* B2* B2* B2* A1*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002 2/2004	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851 2016/0254214	A1* A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 2/2015 11/2015 12/2015 3/2016 6/2016	Romig et al. Park
2004	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1 9,865,554 1 2,0041019 2	J.S. F B1* B2* B1* B2* B2* B2* B2* B2* A1* A1	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002 2/2004 6/2006	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851 2016/0254214	A1* A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 2/2015 11/2015 12/2015 3/2016 6/2016	Romig et al. Park
2004	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1 9,865,554 1 2,0041019 2	J.S. F B1* B2* B1* B2* B2* B2* B2* B2* A1* A1	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002 2/2004 6/2006	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851 2016/0254214 2016/0254230	A1* A1* A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015 3/2016 6/2016 9/2016	Romig et al. Park
2004	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1 9,865,554 1 2/0041019 2 1/0038471 2 7/0114640 2	J.S. F B1* B1* B1* B2* B2* B2* B2* A1* A1*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002 2/2004 6/2006 5/2007	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851 2016/0254214	A1* A1* A1* A1* A1* A1* A1* A1*	6/2014 6/2014 6/2014 9/2014 12/2015 11/2015 12/2015 3/2016 6/2016 9/2016	Romig et al. Park
2004	6,452,255 1 7,224,070 1 7,227,245 1 7,327,017 1 9,496,171 1 9,524,926 1 9,646,906 1 9,780,017 1 9,865,554 1 2,0041019 2	J.S. F B1* B1* B1* B2* B2* B2* B2* A1* A1*	PATENT 9/2002 5/2007 6/2007 2/2008 9/2008 11/2016 12/2016 5/2017 10/2017 1/2018 4/2002 2/2004 6/2006 5/2007	DOCUMENTS Bayan	2001/0745599 2014/0168902 2014/0175599 2014/0284779 2014/0356528 2015/0035202 2015/0342060 2015/0380384 2016/0093558 2016/0152851 2016/0254214 2016/0254230	A1* A1* A1* A1* A1* A1* A1* A1*	6/2014 6/2014 9/2014 12/2014 2/2015 11/2015 12/2015 3/2016 6/2016 9/2016 5/2017	Romig et al. Park




















PRINT AN ADHESION DEPOSITION MATERIAL
ALONG A PERIMETER OF A WIRE MOUNTING AREA
ON A LEAD FINGER OF AN INTEGRATED CIRCUIT

BOND AN END OF A CONDUCTOR TO A CONNECTION
POINT ON AN INTEGRATED CIRCUIT DIE

BOND ANOTHER END OF THE CONDUCTOR TO THE
WIRE MOUNTING AREA ON THE LEAD FINGER OF THE
INTEGRATED CIRCUIT WITHIN THE PERIMETER
DEFINED BY THE ADHESION DEPOSITION MATERIAL

FIG. 5

1

PRINTED ADHESION DEPOSITION TO MITIGATE INTEGRATED CIRCUIT PACKAGE DELAMINATION

TECHNICAL FIELD

This disclosure relates to integrated circuits, and more particularly to a printed adhesion deposition method to mitigate integrated circuit delamination.

BACKGROUND

A leaded semiconductor package can consist of various types of materials, which lead to coefficient of thermal expansion (CTE) mismatches and stress between interfaces 15 when an integrated circuit package is exposed to a humid environment and a reflow process (e.g., peak temperature up to 260 C). If the adhesion is poor between the interfaces, package delamination can occur which translates into part failure. For instance, the metallic lead frame and die 20 attached material surfaces are critical for adhesion to molding compound. The lead frame surface is smooth and has a surface ratio of about 1.0 to 1.1 when fabricated. Current methods of adhesion improvement include roughening the lead frame surface and coating the surface with an adhesion 25 promoter layer. In the case of roughening the lead frame surface, the surface can be pre-plated by an electrolytic plating method and is a suitable solution to increase the adhesion between the lead frame and the molding compound but cannot help to increase the adhesion between the die 30 attached surfaces to the molding compound. Also, an adhesion promoter can only be performed in areas where conduction is not needed as adhesion promoters are typically insulators, and they must be matched to both the lead frame, and die attach/mold compound materials making them selec- 35 tive at best. Despite these issues, current methods have been demonstrated in the industry and can address such issues partially but the cost added is high for roughening the lead frame and coating with the adhesion promoter selectively.

Another problem includes the stitch bond area or second 40 bond where the wire connected to the lead finger of the integrated circuit is a critical area for a semiconductor device and prone for delamination. The current method of roughening the lead frame helps to improve the delamination at the stitch area but significantly degrades the wire 45 bond capillary life, which increases the cost. The use of roughen lead frame is also an additional cost to the package.

SUMMARY

This disclosure relates to a printed adhesion deposition method to mitigate integrated circuit delamination. In one aspect, a method includes applying a die attach material to a die pad of an integrated circuit. The die attach material is employed as a bonding material to the die pad. The method includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material. The method includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.

In another aspect, a method includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit. The adhesion 65 deposition material is employed to mitigate contaminants from entering the wire mounting area of the lead finger. The

2

method includes bonding an end of a conductor to a connection point on an integrated circuit die. The method includes bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material.

In yet another aspect, an integrated circuit includes a die pad of the integrated circuit. An integrated circuit die is mounted to the die pad of the integrated circuit. The inte-10 grated circuit die has a circuit connection point. A first adhesion deposition material is printed along the perimeter of the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad. A lead finger on the integrated circuit provides external circuit connections to the integrated circuit die. A second adhesion deposition material is printed along a perimeter of a wire mounting area on the lead finger of the integrated circuit. The second adhesion deposition material employed to mitigate contaminants from entering the wire mounting area of the lead finger. The integrated circuit includes a conductor having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit. The second end of the conductor bonded within the perimeter defined by the second adhesion deposition material.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A and 1B illustrate an example of integrated circuit packages that employ a printed adhesion deposition material to mitigate integrated circuit package delamination.

FIGS. 2A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die attach region of an integrated circuit package to mitigate delamination.

FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit package to mitigate delamination.

FIG. 4 illustrates an example of a printed adhesion deposition method for a die attach region of an integrated circuit package to mitigate delamination.

FIG. 5 illustrates an example of a printed adhesion perimeter method for a lead finger region of an integrated circuit package to mitigate delamination.

DETAILED DESCRIPTION

This disclosure relates to a printed adhesion deposition method to mitigate delamination. Various areas of an integrated circuit package can have a printed deposition material applied via an economical printing process such a via an ink jet printer. The printed deposition material can include metal (or metal alloy) nano or micro-particles, where the deposition material mitigates delamination from occurring within the integrated circuit package such as at or near the interface between an integrated circuit die and the die pad where the integrated circuit die is mounted. Multi-stage manufacturing methods can be provided that includes applying a die attach material to a die pad of the integrated circuit package. The die attach material (e.g., epoxy) is employed as a bonding material to the die pad. This includes mounting the integrated circuit die to the die pad of the integrated circuit via the die attach material. The method then includes printing the adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the

3

die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.

In another aspect, the printed deposition material can be applied to the lead finger area of the integrated circuit package. By applying the printed deposition material to the lead finger area, an isolation barrier can be constructed that mitigates contaminants from entering the lead finger area of the integrated circuit package. By utilizing the printed deposition material on both the die pad interface and the lead finger areas of the integrated circuit package, quality can be improved since delamination is mitigated at the die pad interface and contaminants are reduced from entering the lead finger areas.

FIGS. 1A and 1B illustrate an example of integrated circuit packages 100 and 110 that employ a printed adhesion 15 deposition material to mitigate delamination. As used herein, the term circuit can include a collection of active and/or passive elements that perform a circuit function such as an analog circuit or control circuit, for example. The term circuit can also include an integrated circuit where all the 20 circuit elements are fabricated on a common substrate, for example. An integrated circuit die 120 is mounted to a die pad (See e.g., of FIG. 2A for die pad) of the integrated circuit 100. The integrated circuit die 120 can be an analog circuit, digital circuit, or a combination of analog and digital. The 25 integrated circuit die 120 has at least one circuit connection point shown at 124 that can connect via wire 126 to lead finger are 128. An adhesion deposition material (also referred to as first material) 130 is printed along the perimeter of the interface of the integrated circuit die 120 and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad. The adhesion deposition material 130 can cover a bonding material 134 that adheres the integrated circuit die 120 to the die pad. The lead finger 128 on the integrated circuit package 35 100 provides external circuit connections to the integrated circuit die 120.

Referring to FIG. 1B and the circuit 110, a second adhesion deposition material such as shown at 140 can be printed along a perimeter of a wire mounting area on a lead 40 finger 144 of the integrated circuit 110. As shown, each lead finger of the circuit 100 can have an area of printed deposition material to mitigate contamination at each area. Also, although not shown, integrated circuit packages can be manufactured where both the lead finger areas and the 45 integrated circuit die mounting are is coated with the printed deposition material as shown at 130 and 134. The second adhesion deposition material 140 is employed to mitigate contaminants from entering the wire mounting area of the lead finger 144 (or other lead fingers). The integrated circuit 50 110 includes a conductor such as shown at 150 having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit. The second end of the conductor can be bonded within the perimeter 55 defined by the second adhesion deposition material 140. Although rectangular patterns are shown for the printed deposition areas at 130 and 140, substantially any type of pattern can be employed including circular patterns, square patterns, trapezoidal patterns, and so forth depending on the 60 shapes of the lead fingers and or die pad areas, respectively. FIGS. 2A-2D and 3A-3E will now be illustrated and described below that show respective manufacturing processes to apply the printed deposition material to the respective areas for the integrated circuit packages 100 and/or 110. 65

FIGS. 2A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die

4

attach region of an integrated circuit to mitigate delamination. FIG. 2A shows applying a die attach material 204 such as an epoxy to a die pad 208 of an integrated circuit package. The die attach material is employed as a bonding material to the die pad 208. FIG. 2B of the manufacturing process includes mounting an integrated circuit die 210 to the die pad 208 of the integrated circuit package via the die attach material 204. FIG. 2C of the manufacturing process includes printing an adhesion deposition material such as shown at 220 and 224 via printer 230 on the die attach material appearing at the interface of the integrated circuit die 210 and the die pad 208 of the integrated circuit package to mitigate delamination between the integrated circuit die and the die pad. As will be described below with respect to the methods of FIGS. 4 and 5, heating can be applied after the printing. FIG. 2D shows a combined process where wires 240 and 244 are first attached between the die 210 and lead fingers 250 and 254. After the wires are bonded, integrated circuit package molding 260 can be applied.

FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit package to mitigate delamination. FIG. 3A shows applying a die attach material 304 such as an epoxy to a die pad 308 of an integrated circuit package. The die attach material is employed as a bonding material to the die pad 308. FIG. 3B of the manufacturing process includes mounting an integrated circuit die 310 to the die pad 308 of the integrated circuit package via the die attach material 304. An adhesion deposition material 320 is printed via printer 322 along a perimeter of a wire mounting area 324 on a lead finger 330 of an integrated circuit package. The adhesion deposition material is employed to mitigate contaminants and the prorogation of delamination from entering the wire mounting area of the lead finger. FIG. 3D shows bonding an end of a conductor 340 to a connection point on an integrated circuit die 310 and bonding another end of the conductor 340 to the wire mounting area 324 on the lead finger 330 of the integrated circuit package within the perimeter defined by the adhesion deposition material. FIG. 3E shows the additional process of applying a molding material 350 to encapsulate the integrated circuit.

In view of the foregoing structural and functional features described above, an example method will be better appreciated with reference to FIGS. 4 and 5. While, for purposes of simplicity of explanation, the methods are shown and described as executing serially, it is to be understood and appreciated that the methods are not limited by the illustrated order, as parts of the methods could occur in different orders and/or concurrently from that shown and described herein. Such methods can be executed to manufacture and integrated circuit package, for example.

FIG. 4 illustrates an example of a printed adhesion deposition method 400 for a die attach region of an integrated circuit package to mitigate delamination. At 410, the method 400 includes applying a die attach material to a die pad of an integrated circuit (See e.g., FIG. 2A). The die attach material is employed as a bonding material to the die pad. At 420, the method 400 includes mounting an integrated circuit die to the die pad of the integrated circuit package via the die attach material (See e.g., FIG. 2B). At 430, the method 400 includes printing an adhesion deposition material on the die attach material appearing at the integrated circuit package to mitigate delamination between the integrated circuit die and the die pad (See e.g., FIG. 2C).

Although not shown, the method 400 can also include printing the adhesion deposition material via an inkjet

printer, a screen printer, or a flexographic printer, for example. The adhesion deposition material can include a metallic particle material that includes nano-particle ink or micro-particle ink, for example. The metallic particle material facilitates an increase of chemical and/or mechanical 5 adhesion at the interface via roughness and/or molecular/ atomic forces. The metallic particle material can include a metal and/or a metal alloy. The method **400** can also include heating the adhesion deposition material during or after the printing of the adhesion deposition material. The heating can 10 be applied via laser, flash lamp, infrared, or plasma, microwave, for example. The heating can be in the range of about 80 degrees Celsius to about 200 degrees Celsius, for example. The method 400 can also include bonding at least one wire between the integrated circuit die and a lead finger 15 that provides external connections to the integrated circuit. This includes applying a molding material to the integrated circuit to encapsulate the integrated circuit.

FIG. 5 illustrates an example of a printed adhesion perimeter method 500 for a lead finger region of an inte- 20 grated circuit package to mitigate delamination. At 510, the method 500 includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit package (See e.g., FIG. 3C). The adhesion deposition material is employed to mitigate 25 contaminants from entering the wire mounting area of the lead finger. At **520**, the method **500** includes bonding an end of a conductor to a connection point on an integrated circuit die (See e.g., FIG. 3D). At 530, the method 500 includes bonding another end of the conductor to the wire mounting 30 area on the lead finger of the integrated circuit package within the perimeter defined by the adhesion deposition material (See e.g., FIG. 3D).

Although not shown, the method 500 can also include printing the adhesion deposition material via an inkjet 35 printer, a screen printer, or a flexographic printer, for example. The adhesion deposition material includes a metallic particle material that includes nano-particle ink or microparticle ink, for example. The metallic particle material includes a metal or a metal alloy. The method **500** can also 40 include heating the adhesion deposition material during or after the printing of the adhesion deposition material. Similar to the method 400, the method 500 can include heating in the range of about 80 degrees Celsius to about 200 degrees Celsius. The method **500** can also include applying 45 a molding material to the integrated circuit to encapsulate the integrated circuit.

What have been described above are examples. It is, of course, not possible to describe every conceivable combination of components or methodologies, but one of ordinary 50 skill in the art will recognize that many further combinations and permutations are possible. Accordingly, the disclosure is intended to embrace all such alterations, modifications, and variations that fall within the scope of this application, including the appended claims. As used herein, the term 55 "includes" means includes but not limited to, the term "including" means including but not limited to. The term "based on" means based at least in part on. Additionally, where the disclosure or claims recite "a," "an," "a first," or "another" element, or the equivalent thereof, it should be interpreted to include one or more than one such element, neither requiring nor excluding two or more such elements.

What is claimed is:

1. An integrated circuit (IC) package comprising:

- a lead frame including a die attach pad;
- a die attach material on the die attach pad;
- an IC die on the die attach material;

- an adhesion material on a first set of portions of the die attach pad and the die attach material, wherein the adhesion material does not contact the IC die, and wherein the adhesion material does not contact a top portion of the die attach pad under the IC die, in a cross-sectional view of the IC package; and
- a mold compound covering a second set of portions of the die attach material and the die attach pad, and portions of the IC die and the adhesion material.
- 2. The IC package of claim 1, wherein the lead frame includes a set of lead fingers electrically connected to the IC die.
- 3. The IC package of claim 1, wherein the adhesion material is a printed adhesion material.
- 4. The IC package of claim 3, wherein the printed adhesion material is printed from an inkjet printer.
- **5**. The IC package of claim **1**, wherein the adhesion material includes one of a metal and a metal alloy.
- 6. The IC package of claim 1, wherein the adhesion material is a particle ink.
- 7. The IC package of claim 1, wherein the adhesion material is printed from one of a screen printer and a flexographic printer.
- **8**. The IC package of claim **1**, wherein surfaces of adhesion material has a mechanical adhesion with the mold compound.
- **9**. The IC package of claim **1**, wherein the adhesion material is heated during or after the printing of the adhesion material.
- 10. The IC package of claim 9, wherein the adhesion material is heated at a range of 80 degrees Celsius to 200 degrees Celsius.
- 11. The IC package of claim 1, wherein the adhesion material includes a topmost surface below a level of a top surface of the IC die such that the adhesion material does not cover the top surface of the IC die.
- **12**. The IC package of claim 1, wherein the adhesion material contacts a bottom side of the die attach material, and covers more than half of the area of the die attach material between the IC die and the die attach pad.
 - 13. An integrated circuit (IC) package comprising:
 - a lead frame including a die attach pad;
 - a die attach material on the die attach pad;
 - an IC die on the die attach material;
 - an adhesion material on a first set of portions of the die attach pad, and the die attach material, wherein the adhesion material is a printed adhesion material, wherein the adhesion material does not contact the IC die, and wherein the adhesion material does not contact a top portion of the die attach pad under the IC die; and a mold compound covering a second set of portions of the
 - die attach material and the IC die, portions of the die attach pad, and portions of the adhesion material.
- **14**. The IC package of claim **13**, wherein the adhesion material is a particle ink.
- 15. The IC package of claim 13, wherein the adhesion material includes a topmost surface below a level of a top surface of the IC die such that the adhesion material does not cover the top surface of the IC die.
- 16. The IC package of claim 13, wherein the adhesion material contacts a bottom side of the die attach material, and covers more than half of the area of the die attach material between the IC die and the die attach pad.
- 17. The IC package of claim 13, wherein the adhesion material does not contact the die attach pad under the IC die, in a cross-sectional view of the IC package.