



US010141417B2

(12) **United States Patent**  
**Tsai et al.**

(10) **Patent No.:** **US 10,141,417 B2**  
(45) **Date of Patent:** **Nov. 27, 2018**

(54) **GATE STRUCTURE, SEMICONDUCTOR DEVICE AND THE METHOD OF FORMING SEMICONDUCTOR DEVICE**

(71) Applicant: **TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.**,  
Hsinchu (TW)

(72) Inventors: **Chun-Hsiung Tsai**, Hsinchu County (TW); **Kuo-Feng Yu**, Hsinchu County (TW); **Chien-Tai Chan**, Hsinchu (TW); **Ziwei Fang**, Hsinchu County (TW); **Kei-Wei Chen**, Tainan (TW); **Huai-Tei Yang**, Hsinchu (TW)

(73) Assignee: **Taiwan Semiconductor Manufacturing Company, Ltd.**,  
Hsinchu (TW)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **15/062,062**

(22) Filed: **Mar. 5, 2016**

(65) **Prior Publication Data**  
US 2017/0110550 A1 Apr. 20, 2017

**Related U.S. Application Data**

(60) Provisional application No. 62/243,941, filed on Oct. 20, 2015.

(51) **Int. Cl.**  
**H01L 29/49** (2006.01)  
**H01L 29/78** (2006.01)  
**H01L 29/66** (2006.01)

(52) **U.S. Cl.**  
CPC .... **H01L 29/4966** (2013.01); **H01L 29/66492** (2013.01); **H01L 29/66545** (2013.01); **H01L 29/785** (2013.01); **H01L 29/7833** (2013.01)

(58) **Field of Classification Search**  
CPC ..... H01L 29/401  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,756,383 A \* 5/1998 Gardner ..... H01L 21/2255  
257/E21.149  
5,811,338 A \* 9/1998 Kao ..... H01L 29/1045  
257/E21.427

(Continued)

FOREIGN PATENT DOCUMENTS

JP 2008141178 A 6/2008  
JP 2009302085 A 12/2009

(Continued)

OTHER PUBLICATIONS

C. Y. Ting, "TiN as a High Temperature Diffusion Barrier for Arsenic and Boron", Elsevier Sequoia, Thin Solid Films, 119 (Mar. 20, 1984) 11-21.

(Continued)


*Primary Examiner* — Eugene Lee

(74) *Attorney, Agent, or Firm* — Slater Matsil, LLP

(57) **ABSTRACT**

A gate structure, a semiconductor device, and the method of forming a semiconductor device are provided. In various embodiments, the gate structure includes a gate stack and a doped spacer overlying a sidewall of the gate stack. The gate stack contains a doped work function metal (WFM) stack and a metal gate electrode overlying the doped WFM stack.

**20 Claims, 7 Drawing Sheets**



(56)

References Cited

U.S. PATENT DOCUMENTS

5,903,053 A \* 5/1999 Iijima ..... H01L 29/45  
257/751  
5,985,726 A \* 11/1999 Yu ..... H01L 29/1083  
257/E21.437  
6,025,232 A \* 2/2000 Wu ..... H01L 29/1045  
257/E21.432  
6,417,056 B1 \* 7/2002 Quek ..... H01L 29/0649  
257/410  
6,436,800 B1 \* 8/2002 Kuo ..... H01L 27/105  
257/E21.679  
6,613,657 B1 \* 9/2003 Ngo ..... H01L 27/115  
257/E21.682  
6,627,504 B1 \* 9/2003 Bertrand ..... H01L 29/665  
257/E21.438  
6,967,143 B2 \* 11/2005 Mathew ..... H01L 21/26586  
257/E21.345  
7,342,289 B2 \* 3/2008 Huang ..... H01L 21/823807  
257/204  
7,354,816 B2 \* 4/2008 Goldbach ..... H01L 21/82345  
257/E21.623  
7,691,712 B2 \* 4/2010 Chidambarao .....  
H01L 21/823807  
257/355  
7,759,748 B2 7/2010 Yu et al.  
8,405,143 B2 \* 3/2013 Lin ..... H01L 21/28088  
257/200  
8,524,592 B1 \* 9/2013 Xie ..... H01L 29/78  
257/387  
8,557,692 B2 10/2013 Tsai et al.  
9,064,948 B2 \* 6/2015 Cai ..... H01L 29/78  
9,337,057 B2 \* 5/2016 Park ..... H01L 21/3215  
9,397,003 B1 \* 7/2016 Niimi ..... H01L 21/823418  
9,646,891 B2 5/2017 Yang et al.  
2004/0029345 A1 \* 2/2004 Deleonibus ..... H01L 21/28273  
438/257  
2004/0072395 A1 \* 4/2004 Liu ..... H01L 21/26586  
438/197  
2008/0029834 A1 \* 2/2008 Sell ..... H01L 29/4983  
257/411  
2008/0042213 A1 \* 2/2008 Nam ..... H01L 21/823842  
257/369  
2009/0001480 A1 \* 1/2009 Cheng ..... H01L 29/42368  
257/387  
2009/0140317 A1 \* 6/2009 Rosmeulen ..... H01L 21/28273  
257/316  
2010/0044806 A1 \* 2/2010 Hou ..... H01L 21/28176  
257/412  
2010/0052074 A1 \* 3/2010 Lin ..... H01L 21/823807  
257/407  
2011/0031538 A1 \* 2/2011 Hsieh ..... H01L 29/6656  
257/288  
2011/0215409 A1 \* 9/2011 Li ..... H01L 21/28088  
257/351  
2011/0227170 A1 \* 9/2011 Zhu ..... H01L 29/1054  
257/410

2011/0241085 A1 \* 10/2011 O'Meara ..... H01L 29/4983  
257/288  
2011/0254063 A1 \* 10/2011 Chen ..... H01L 21/28088  
257/288  
2011/0303951 A1 \* 12/2011 Zhu ..... H01L 29/045  
257/192  
2013/0056836 A1 \* 3/2013 Yu ..... H01L 21/823807  
257/410  
2013/0161754 A1 \* 6/2013 Su ..... H01L 21/823807  
257/369  
2013/0234254 A1 \* 9/2013 Ng ..... H01L 29/66545  
257/369  
2013/0240996 A1 \* 9/2013 Yin ..... H01L 21/823842  
257/368  
2013/0241004 A1 \* 9/2013 Yin ..... H01L 21/823807  
257/392  
2014/0021517 A1 \* 1/2014 Cheng ..... H01L 29/66636  
257/288  
2014/0091395 A1 \* 4/2014 Liu ..... H01L 21/823807  
257/368  
2014/0091402 A1 \* 4/2014 Hou ..... H01L 21/28176  
257/412  
2014/0103457 A1 \* 4/2014 Cabral, Jr. .... H01L 21/28088  
257/411  
2014/0106531 A1 \* 4/2014 Cabral, Jr. .... H01L 21/28088  
438/299  
2015/0061041 A1 \* 3/2015 Lin ..... H01L 21/28088  
257/410  
2015/0061042 A1 \* 3/2015 Cheng ..... H01L 29/4966  
257/412  
2015/0076623 A1 \* 3/2015 Tzou ..... H01L 21/823842  
257/407  
2015/0243769 A1 \* 8/2015 Goto ..... H01L 29/66356  
257/9  
2015/0270177 A1 \* 9/2015 Tseng ..... H01L 21/823857  
438/216  
2015/0325684 A1 \* 11/2015 Xu ..... H01L 21/28176  
438/289  
2016/0268259 A1 \* 9/2016 Chang ..... H01L 27/0922  
2016/0276456 A1 \* 9/2016 Hung ..... H01L 29/4966  
2016/0284820 A1 \* 9/2016 Basker ..... H01L 21/324  
2017/0133509 A1 \* 5/2017 Hsiao ..... H01L 29/7856

FOREIGN PATENT DOCUMENTS

JP 4430669 B2 3/2010  
KR 20150096023 A 8/2015

OTHER PUBLICATIONS

Jun Yuan et al., "Nickel Silicide Work Function Tuning Study in Metal-Gate CMOS Applications", Mater. Res. Soc. Symp. Proc. vol. 829, Apr. 29, 2005 Materials Research Society.  
A. P. Huang et al., "Hafnium-based High-k Gate Dielectrics", Source: Advances in Solid State Circuits Technologies, ISBN 978-953-307-086-5, pp. 446, Apr. 2010.

\* cited by examiner




Fig. 1A




Fig. 1B




Fig. 2




Fig. 3




Fig. 4




Fig. 5A




Fig. 5B




Fig. 5C

100




Fig. 5D



100




Fig. 5E

100




Fig. 5F

## GATE STRUCTURE, SEMICONDUCTOR DEVICE AND THE METHOD OF FORMING SEMICONDUCTOR DEVICE

### RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 62/243,941, filed Oct. 20, 2015, which is herein incorporated by reference.

### BACKGROUND

The semiconductor industry has undergone exponential growth, constantly progressing in the aim of higher density, device performance and lower costs. Apart from the classical planar transistor such as a metal-oxide-semiconductor field-effect transistor (MOSFET), various non-planar transistors or three-dimensional (3D), such as a fin-like field-effect transistor (FinFET), have been developed to achieve even higher device density as well as to optimize the device efficacy. The fabrication of both planar and 3D FETs is focused on dimension scaling down to increase the packing density of the semiconductor device.

With increasing demands for high-density integration of the planar and 3D FETs, the fabricating method of FinFETs is in great need to be continuously refined so as to attain a more enhanced semiconductor structure.

### BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A-1B are cross sectional views of a semiconductor device in accordance with some embodiments.

FIG. 2 is a cross-sectional view of another semiconductor device in accordance with some other embodiments.

FIG. 3 is a cross-sectional view of yet another semiconductor device in accordance with yet some other embodiments.

FIG. 4 is a process flow diagram of forming a semiconductor device, in accordance with some embodiments.

FIG. 5A through 5F are cross-sectional views at various stages of a method for forming a semiconductor device in accordance with some embodiments.

### DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and

clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

The singular forms “a,” “an” and “the” include plural referents unless the context clearly dictates otherwise. Therefore, reference to, for example, a topography region includes aspects having two or more such topography regions, unless the context clearly indicates otherwise. Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature’s relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Although the present disclosure is explained by references of the formation of a semiconductor structure, it will be appreciated that it is equally applicable to any manufacturing process where the semiconductor structure can be advantageously formed.

As aforementioned, it is becoming more challenging for manufacturing a gate structure in a MOSFET or FinFET with the scaling down of dimensions. In the process of forming a gate structure, the first step is to form a dummy gate usually made of polysilicon, followed by the formation of a pair of spacers overlying the sidewalls of the dummy gate. Afterwards, the dummy gate is removed to leave a space and facilitate the filling of an electrode, a work function metal (WFM) stack, and an underlying gate oxide layer to be filled into the space and form the gate structure.

However, as the dimensions of the MOSFET or FinFET are scaled down, the width of the gate stack, or the distance between the spacers, is continually declining, which not only makes it difficult to fill gate materials into the space between the spacers through a gate-filling window after the dummy gate is removed, but also casts negative effects on the performance of the MOSFET or FinFET. Due to the narrowed width of the gate stack, the junction between the source and the drain region is also shortened. The shortened junction gives rise to shortened electron channels.

The shortened channel results in finite sub-threshold slope, affecting the threshold voltage and thus the tunneling of electrons from the source to the drain region when the voltage gap between the source and the drain becomes significant. In other words, off-state leakage currents from the drain to the source region increases, which is also referred to as the drain induction barrier lower (DIBL).

Apart from DIBL, short channel also induces the short circuit between the metal gate and the source/drain region, also contributing to leaked currents. The above influences of the short channel can be collectively called the short channel effect (SCE), which is a major issue concerning the performance of the semiconductor device.

While raising the source/drain (S/D) region by selective epitaxial silicon growth (SEG) can reduce the current leakage, other shortcomings such as the resistance of the S/D region remains. Whereas doping of the S/D region can improve the drawbacks, the thermal process required in doping S/D regions undesirably increases the lateral diffusion of dopants, thereby increasing the gate to drain overlap capacitance. Also, to compensate for the dopant loss in the S/D region owing to the thermal process, higher implantation dosage in the S/D region can be adopted. Nonetheless, the increased concentration of dopants in the S/D region not

only brings about deeper S/D junction depth ( $X_j$ ). The deeper the junction depth, the more significant the short channel effect.

While the formation of ultra-shallow junctions (USJ) can counter the effect of increasing junction depth, higher dopant implant concentrations are required to avoid an increase in parasitic resistances at shallower junction depths. The dopant implantation required to form the ultra-shallow junctions is difficult, and causes damage to the substrate by forming amorphous or disordered lattice regions, rendering the problem unsolved. Therefore, it is of great necessity to continually improve the method for manufacturing a MOSFET or FinFET with scaled down dimensions to overcome the short channel effect.

In order to solve the above-mentioned problems, the present disclosure provides a gate structure, a semiconductor device and a method for forming the semiconductor device, which includes a doped spacer and a doped oxide layer to conquer the short channel effect in MOSFETs or FinFETs. In this way, despite the scaling down of MOSFET or FinFET dimensions, the packing density and performance of semiconductor devices can be improved.

With reference to FIG. 1A and FIG. 1B, wherein FIG. 1B illustrates a cross-section of FIG. 1A in embodiments for a FinFET, there is illustrated cross sectional view of schematic area arrangement of a semiconductor device **100** in accordance with some embodiments. The semiconductor device **100**, also referred to as a field-effect transistor (FET) in some embodiments, includes a gate structure **200**.

In various embodiments, the gate structure **200** includes a gate stack **210** and a spacer **220'** overlying a sidewall of the gate stack **210**. The gate stack **210** may include a gate electrode, a work function metal (WFM) stack **212'** underlying the gate electrode, and a gate oxide layer **215'** underlying the work function metal (WFM) stack **212'**. In some embodiments, the gate stack **210** can be formed via any appropriate methods, which includes deposition, photolithography patterning, and etching. The deposition methods include chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), and the combinations thereof.

In various embodiments, a current can be exerted onto the gate electrode. Once an input current from the gate electrode reach a threshold voltage ( $V_t$ ), negative charges may accumulate accordingly beneath the gate oxide layer **215'**, and an electron channel between a source region **110** and a drain region **111**, also referred to as the source/drain (S/D) region, can be induced beneath the gate structure **200**.

In some embodiments, the threshold voltage of the gate structure **200** is mainly determined by the work function metal (WFM) stack **212'**. The work function indicates the minimal thermodynamic work or energy to remove an electron from a solid surface to a close position under the influence of the adjacent electric fields. Thus, the work function metal stack **212'** modulates the threshold voltage tuning by affecting the free energy of electrons underlying the gate stack **210**.

In some embodiments, the gate electrode may be initially formed of polycrystalline-silicon (poly-Si) or poly-crystalline silicon germanium (poly-SiGe). However, threshold voltage instability and leakage currents can be induced if the poly-Si gate electrode is combined with the gate oxide made of silicon dioxide ( $\text{SiO}_2$ ). Thus, the gate electrode may eventually be replaced by a metal material to improve threshold voltage modulation and semiconductor device performance. In various embodiments, the materials for the metal gate electrode **216** include tantalum (Ta), tantalum

nitride (TaN), niobium (Nb), tantalum nitride (Ta<sub>3</sub>N<sub>5</sub>), tantalum carbide (TaC), tungsten (W), tungsten nitride (WN), tungsten carbide (WC), and any suitable metals or combinations thereof.

In addition, to fully conquer the above issue, the introduction of metal gate electrodes **216** would need to be accompanied by simultaneous introduction of the gate oxide layer **215'** with high dielectric constant (high K). In various embodiments, oxides such as lanthanum oxide ( $\text{La}_2\text{O}_3$ ) is appropriate for a N-type FET (nFET) since lanthanum (La) is strongly electro-positive metals. On the other hand, aluminum oxide ( $\text{Al}_2\text{O}_3$ ) is appropriate for a P-type FET (pFET) due to the ability to prevent the extrinsic work function shifts. Generally, the gate oxide layer **215'** can be made of dielectric materials such as aluminum oxide ( $\text{Al}_2\text{O}_3$ ), lanthanum oxide ( $\text{La}_2\text{O}_3$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), titanium oxide ( $\text{TiO}_2$ ), hafnium oxide ( $\text{HfO}_2$ ), silicon dioxide ( $\text{SiO}_2$ ), hafnium silicon oxide (HfSiO), zirconium oxide ( $\text{ZrO}_2$ ), and any suitable metals or a combination thereof.

Due to the shift from the low-k/poly-Si gate to the high-k/metal gate, the work function metal stack **212'** needs to be modified accordingly to meet the threshold voltage requirements of the gate structure **200**. With an upper mid-gap work function, highlighted thermal stability, and distinct diffusion features, titanium nitride (TiN) serves as a suitable candidate for the WFM. Modification of the work function of TiN to obtain the desirable effective work function (EWF) is pivotal for gate stack enhancement of two-dimensional MOSFETs and three-dimensional FinFETs. Besides increasing the thickness of the TiN layer to elevate the EWF in the WFM stack, introducing another layer of high-k work function metal such as a titanium silicon nitride (TiSiN) layer, can further fine-tune the EWF.

Hence, in various embodiments, the WFM stack **212'** includes a TiN layer **213'** and a TiSiN layer **214'** underlying the TiN layer **213'**. The TiSiN layer **214'** can function in coordination with the underlying gate oxide layer **215'** to improve the performance of the gate structure **200**, since both the TiSiN layer **214'** and the gate oxide layer **215'** are amorphous with a high dielectric constant, usually higher than the dielectric constant of silicon dioxide, or 3.9.

In terms of a long-channel transistor, the threshold voltage is determined by the charge conservation applied to the channel between the source/drain regions and characteristics of the work function metals (WFM) including the TiN layer and the TiSiN layer. Whereas, with the scaling down of semiconductor devices, there is a constant decrease in the width of the gate structure **200** and the thickness of the gate oxide layer **215'**, along with closer junctions between the S/D regions, resulting in short-channel transistors. In terms of the short-channel transistors, a roll-off in threshold voltage occurs as the channel length is reduced, and thus the threshold voltage is not only affected by the WFM stack **212'**, but also affected by the closer junctions.

To offset the short channel effect (SCE) and hot carrier effect (HCE) in short-channel transistors, a portion of the S/D region underlying the gate structure **200** is lightly doped, forming a lightly-doped drain/source (LDD) region **112**, also referred to as the source/drain extension (SDE) region. However, merely doping the LDD region **112** manifests limited influences on countering the SCE, and even more limited effect on control of threshold voltage in short channel devices.

Modulation of the threshold voltage is further improved by doping the WFM stack **212'**. For a N-type transistor (nFET), if the TiSiN layer **214'** and the TiN layer **213'** in the WFM stack **212'** are doped by N-type dopants, the threshold

voltage can be lowered. In contrast, if the TiSiN layer **214'** and the TiN layer **213'** in the WFM stack **212'** are doped by P-type dopants, the threshold voltage can be elevated. For a P-type transistor (pFET), the modulation of the threshold voltage is reversed. To achieve the doping of the WFM stack **212'**, extra layers are required to serve as the dopant donors in the gate structure **200**.

In accordance with various embodiments, a spacer **220'** overlying a sidewall of the gate stack **210** is formed. A high concentration of the dopant is sealed in the spacer **220'** to form a doped spacer **220**, serving as a dopant donor to the WFM stack **212'**. If the gate stack **210** and a substrate **102** underlying the gate stack **210** form a N-type transistor, the doped spacer **220** is doped with boron (B) or other P-type dopants to increase the threshold voltage and diminish leakage currents from SCE. If the gate stack **210** and a substrate **102** underlying the gate stack **210** forms a P-type transistor, the doped spacer **220** is doped with arsenic (As) or other N-type dopants to raise the threshold voltage and offset leakage currents from SCE.

The doping concentration of the doped spacer **220** is about  $5 \times 10^{20}$  atoms/cm<sup>3</sup> to about  $5 \times 10^{21}$  atoms/cm<sup>3</sup> to provide sufficient dopants into the WFM stack **212'**. In some embodiments, the doped spacer **220** is made of dielectric materials including silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide (SiC), silicon oxycarbide (SiOC), silicon carbon oxynitride (SiCON), silicon oxyfluoride (SiOF), or a combination thereof.

In some embodiments, the solid-phase diffusion (SPD) of dopants from the doped spacer **220** to the WFM stack **212'** is facilitated by a set of thermal processes, giving rise to the doped work function metal (WFM) stack **212** including the doped TiSiN layer **214** and the doped TiN layer **213** and the doped gate oxide layer **215**. Since the dopant in the doped WFM stack **212** is the same as in the doped oxide layer **300** and in the doped spacer **220**, the dopant is boron in a NMOS and a N-type FinFET, while the dopant is arsenic in a PMOS and a P-type FinFET. In some embodiments, the doped WFM stack **212** is doped at a concentration lower than the concentration of the doped spacer **220**, or lower than about  $5 \times 10^{20}$  atoms/cm<sup>3</sup> to about  $5 \times 10^{21}$  atoms/cm<sup>3</sup> due to diffusion gradient.

The solid-phase diffusion (SPD) of dopants from the doped spacer **220** into the WFM stack can occur in different types of FET depending on the profile of the substrate **102** underlying the gate stack **210**. In some embodiments, the substrate **102** contains a source region **110** and a drain region **111**, which can be collectively called the source/drain (S/D) regions. The substrate **102** may be embedded in a basal layer (not shown), and the gate stack **210** may thus lie over the basal layer and a top surface of the substrate **102** between the source region **110** and a drain region **111**, which forms a planar integrated circuit structure, also referred to as a MOSFET.

In some other embodiments, the substrate **102** with the source region **110** and the drain region **111** is a raised region overlying the basal layer, forming a three-dimensional fin structure. The gate stack **210** lies over the basal layer and one or more raised fin structures, forming a three-dimensional integrated circuit structure, also referred to as a FinFET.

In some embodiments, the material of the substrate **102** includes silicon, silicon germanium, silicon carbide, gallium arsenic, gallium phosphide, indium phosphide, indium arsenide, indium antimonide, an alloy semiconductor including SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, GaInAsP, or combinations thereof. In various embodiments,

different sets of S/D regions can be isolated by a shallow trench isolation (STI) region adjacent to the S/D regions. The STI region may be made up of a dielectric material, such as silicon oxide, silicon nitride, silicon oxynitride, fluoride-doped silicate glass, and combinations thereof.

The substrate **102** may be fabricated by any suitable processes, such as photolithography and etching. The photolithography may include forming a photoresist layer (not shown) over the substrate **102** (e.g., spin-on coating), soft baking, mask aligning, patterning the photoresist layer by exposure, operating post-exposure baking, and developing the pattern to form a photoresist mask used as a protection of the substrate while etching is performed to form the substrate **102**.

To further encompass the WFM stack **212'**, an oxide layer **300'** may be formed on the substrate **102** to cover exposed surface of the substrate **102** in some embodiments. In other words, the oxide layer **300'** is formed on the surface of the substrate **102** encompassing the gate stack **210**, or the surface of the substrate **102** not in contact with the gate stack **210**. To also serve as a dopant donor to the WFM stack **212'**, the oxide layer **300'** is also doped with a high concentration of dopants to form a doped oxide layer **300**. When the gate stack **210** and a substrate **102** underlying the gate stack **210** forms a nFET, such as a N-type MOSFET (NMOS) or a N-type FinFET, the doped oxide layer **300** is doped with boron (B) or other P-type dopants. When the gate stack **210** and a substrate **102** underlying the gate stack **210** forms a pFET, such as a P-type MOSFET (PMOS) or a P-type FinFET, the doped oxide layer **300** is doped with arsenic (As) or other N-type dopants.

The doping concentration of the doped oxide layer **300** is about  $5 \times 10^{20}$  atoms/cm<sup>3</sup> to about  $5 \times 10^{21}$  atoms/cm<sup>3</sup> to provide sufficient dopants into the WFM stack **212'** and contribute to the formation of the doped WFM stack **212**. In some embodiments, the doped oxide layer **300** is made of dielectric materials such as aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), lanthanum oxide (La<sub>2</sub>O<sub>3</sub>), lanthanum aluminum oxide (Al-LaO<sub>3</sub>), tantalum oxide (Ta<sub>2</sub>O<sub>5</sub>), titanium oxide (TiO<sub>2</sub>), hafnium oxide (HfO<sub>2</sub>), silicon dioxide (SiO<sub>2</sub>), hafnium silicon oxide (HfSiO), and zirconium oxide (ZrO<sub>2</sub>).

Referring next to FIG. 2, there is a cross-sectional view of another semiconductor device in accordance with some embodiments. The substrate **102** contains the source region **110**, the drain region **111**, a set of the LDD regions **112**, and a set of the STI regions **104**. In some embodiments, the gate structure **200** overlies the substrate **102** between the source region **110** and the drain region **111**. To be more specific, the gate structure **200** overlies the substrate **102** between two LDD regions **112**. The doped oxide layer **300** is formed on the substrate **102** encompassing the gate structure **200**, more specifically between two STI regions **104**.

In various embodiments, the gate stack **210** includes a metal gate electrode **216**, a doped work function metal (WFM) stack **212** underlying the metal gate electrode **216**, and a doped gate oxide layer **215** underlying the doped work function metal (WFM) stack **212**. In some embodiments, the doped spacer **220** overlies only the sidewall of the gate stack **210** and a portion of the doped oxide layer **300** adjacent to the sidewall of the gate stack **210**. Since both the doped oxide layer **300** and the doped spacer **220** can serve as the dopant donor, and the portion of the doped spacer **220** overlying the sidewall of the gate stack **210** and the doped oxide layer **300** can fully cover the WFM stack **212'**, the portion of the doped spacer **220** overlying the doped oxide layer **300** becomes optional because it is not in direct contact with the WFM stack **212'**. In other words, in some embodi-

ments, the doped oxide layer **300** is not covered by the doped spacer **220** except for that of the doped oxide layer **300** adjacent to the gate stack **210**. To put it differently, the doped spacer **220** includes a portion overlying a sidewall of the gate stack **210** and the doped oxide layer **300** adjacent to the gate stack **210**, and a portion overlying the doped oxide layer **300** not adjacent to the gate stack **210**. Since the portion of the doped spacer **220** overlying the doped oxide layer **300** not adjacent to the gate stack **210** is not in contact with the WFM stack **212'**, the portion cannot serve as the dopant donor, and thus the portion is optional. In various embodiments, the doped oxide layer **300** adjacent to the gate stack **210** overlies the LDD region **112**, while the doped oxide layer **300** not adjacent to the gate stack **210** overlies the S/D region and the STI region **104**.

With Reference to FIG. 3, there is a cross-sectional view of yet another semiconductor device in accordance with some embodiments. The substrate **102** includes the source region **110**, the drain region **111**, LDD regions **112** between the source/drain region, and a set of the STI regions **104** adjacent to the source/drain region. The gate structure **200** overlies the substrate **102** between the source region **110** and the drain region **111**. To be more specific, the gate structure **200** is formed over the substrate **102** between two LDD regions **112**.

In some embodiments, the doped spacer **220** overlies the sidewall of the gate stack **210** and the substrate **102** between the two STI regions **104**. Since that both the doped spacer **220** the doped oxide layer **300** and can serve as the dopant donor, and that the dielectric function of the doped gate oxide layer **215** can substitute for the dielectric function of the doped oxide layer **300**, the doped oxide layer **300** becomes optional. To put it differently, the doping function of the doped oxide layer **300** may be replaced by the doped spacer **220** once the doped spacer **220** overlies the substrate **102**, and thus the doped oxide layer **300** may be optional. To put it differently, in some other embodiments, the semiconductor device **100** does not include the doped oxide layer **300**, and the doped spacer **220** overlies both the sidewall of the gate stack **210** and the surface of substrate **102**. (See FIG. 3).

Referring next to FIG. 4, there is illustrated a process flow diagram of forming a semiconductor device in accordance with some embodiments. In forming the semiconductor-device **100**, a substrate **102** with a source region **110** and a drain region **111** therein is provided, and a procedure **402** of forming an oxide layer **300'** overlying the substrate **102** is performed. After appropriate removal of a portion of the oxide layer **300'**, a first gate stack **211** can be formed over the substrate **102** between the source region **110** and a drain region **111**, and a spacer **220'** can be formed over a sidewall of the first gate stack **211**, both of which are included in the procedure **404**.

In various embodiments, after the formation of the oxide layer **300'**, the first gate stack **211**, and the spacer **220'**, the procedure **406** of doping the oxide layer **300'** and the spacer **220'** is then carried out to transform the oxide layer **300'** and the spacer **220'** into the dopant donor. After the doping process, the procedure **408** of forming a WFM stack **212'** as the dopant acceptor is performed. Then, the procedure **410** of a thermal treatment to the doped oxide layer **300** and the doped spacer **220** is operated to drive the solid-phase diffusion (SPD) of dopants from the doped oxide layer **300** and the doped spacer **220** to the WFM stack **212'**. Following the thermal diffusion process is the procedure **412** of forming a metal gate electrode **216** overlying the doped WFM stack **212** to form a second gate stack.

With Reference to FIG. 5A, a substrate **102** with a source region **110**, a drain region **111**, a pair of lightly doped source/drain (LDD) regions **112** adjacent to the inner sidewall of the source region **110** and the drain region **111**, and a pair of shallow trench isolation (STI) regions adjacent to the outer sidewall of the source region **110** and the drain region **111** is provided. The first step of forming the semiconductor-device **100** is to form an oxide layer **300'** over the substrate **102**. The forming methods includes chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), atomic-layer CVD (ALCVD), low-pressure CVD (LPCVD), any other appropriate deposition methods and combinations thereof.

Referring next to FIG. 5B, the oxide layer **300'** may undergo photolithography to etch away a portion of the oxide layer **300'** overlying the substrate **102** between the source region **110** and the drain region **111** and leave a space for the first gate stack **211** to be formed on the substrate **102** between the source region **110** and the drain region **111**. The photolithography may include forming a photoresist layer (not shown) over the oxide layer **300'**, mask aligning, patterning the photoresist layer by exposure, and developing the pattern to form a photoresist mask. The photoresist mask is used as a protection of the oxide layer **300'** while etching is performed to remove the portion of the oxide layer **300'** overlying the substrate **102** between the source region **110** and the drain region **111**.

After etching of the oxide layer **300'**, the portion of substrate **102** between the source region **110** and the drain region **111** is exposed, where the first gate stack **211** can be formed. The first gate stack **211** can also be referred to as the dummy gate stack, which can be made of materials such as polycrystalline-silicon (poly-Si), poly-crystalline silicon germanium (poly-SiGe), silicon nitride (SiN), and combinations thereof. Following the formation of the first gate stack **211**, a spacer **220'** may be formed along a sidewall of the first gate stack **211** and overlies the surface of the oxide layer **300'**. The forming methods includes chemical vapor deposition (CVD), plasma-enhanced CVD (PECVD), atomic-layer CVD (ALCVD), low-pressure CVD (LPCVD), any other appropriate deposition methods and combinations thereof.

Referring next to FIG. 5C, the spacer **220'** may be doped with a dopant such as boron (B) or arsenic (As) at the concentration of about  $5 \times 10^{20}$  atoms/cm<sup>3</sup> to about  $5 \times 10^{21}$  atoms/cm<sup>3</sup> to form a doped spacer **220** and serve as a dopant donor to the WFM stack. The spacer **220'** can be doped by any appropriate doping methods including the in-situ doping by the atomic layer deposition (ALD), or ex-situ doping by the plasma deposition or ion metal plasma (IMP) deposition.

In some embodiments, the oxide layer **300'** may be doped with a dopant such as boron (B) or arsenic (As) at the concentration of about  $5 \times 10^{20}$  atoms/cm<sup>3</sup> to about  $5 \times 10^{21}$  atoms/cm<sup>3</sup> to form a doped oxide layer **300** as a dopant donor to the WFM stack. The doped oxide layer **300'** can be doped by any appropriate doping methods including ex-situ doping by the plasma deposition or ion metal plasma (IMP) deposition.

With reference to FIG. 5D, the first gate stack **211** may be removed to expose the substrate between the S/D regions and facilitate the formation of a WFM stack **212'** on the exposed surface of the substrate. Prior to forming the WFM stack **212'**, an epitaxy process, or an epitaxial growth procedure, is carried out to promote the formation of an amorphous gate oxide layer **215'**. With a high dielectric constant, or a dielectric constant higher than 3.9, the gate oxide layer **215'** serves as an inter-layer dielectric material to

modulate the effective work function of the WFM stack. In various embodiments, a WFM stack **212'** is formed on the gate oxide layer **215'** by first depositing a TiSiN layer **214'**, followed by depositing a TiN layer **213'** on the TiSiN layer **214'**.

Referring next to FIG. 5E, the doping of the WFM stack **212'** and the gate oxide layer **215'** is performed by a thermal process. The thermal process can be further divided into two phases: the post-metal annealing (PMA) and the post-cap annealing (PCA). The post-metal annealing (PMA) is carried out directly after the formation of the WFM stack **212'** to facilitate the solid-phase diffusion of dopants from the doped spacer **220** and the doped oxide layer **300** into the TiN layer **213'** of the WFM stack **212'**. In various embodiments, the post-metal annealing (PMA) is performed at a temperature of about 750° C. to about 900° C. for about 1 second to about 30 seconds to rapidly drive dopants into the WFM stack **212'** while preventing undesirable out-diffusion of dopants from LDD regions **112**.

After the PMA, a dummy gate electrode usually made of poly-Si, also referred to as a Si cap (not shown), may be deposited onto the TiN layer **213'** for further thermal process. In some embodiments, the post-cap annealing (PCA) is subsequently carried out after forming the Si cap to further drive the dopants from the doped spacer **220** and the doped oxide layer **300** into both the TiN layer **213'** and the TiSiN layer **214'**. In various embodiments, the post-cap annealing (PCA) is performed at a temperature of about 800° C. to about 1000° C. for about 1 second to about 10 seconds to rapidly drive dopants into the WFM stack **212'** while preventing undesirable out-diffusion of dopants from other regions.

The session of the PMA and PCA not only forms a doped WFM stack **212** including a doped TiN layer **213** and a doped TiSiN layer **214**, but also form a doped gate oxide layer **215** underlying the doped WFM stack **212**. After the formation of the doped WFM stack **212**, the Si cap may be removed to expose the top surface of the doped WFM stack **212**.

With reference to FIG. 5F, after the removal of the Si cap via appropriate method such as the reactive ion etching (RIE) or the high-density plasma (HDP) etching, a metal gate electrode **216** can be deposited on the doped TiN layer **213** to form a second gate stack, also referred to as the gate stack **210**, which is part of the high-k/metal gate structure. In some embodiments, by replacing the Si cap with the metal gate electrode **216**, improvement can be achieved in the work function of the doped WFM stack **212** as well as the coordination among the doped WFM stack **212**, the metal gate electrode **216**, and the doped gate oxide layer **215**.

According to the above statements and various embodiments, utilizing the doped spacer **220** and the doped oxide layer **300** to thermally dope the WFM stack **212'**, while at the same time adopting the high-k gate oxide layer **215'** and the metal gate electrode **216**, can fine-tune the threshold voltage of the gate structure **200**, reduce the leakage currents arising from the short channel effect, and enhance the performance along with high-density integration of the semiconductor device **100**.

In accordance with some embodiments, a gate structure **200** includes a gate stack **210** and a doped spacer **220** overlying a sidewall of the gate stack **210**. The gate stack **210** contains a doped work function metal (WFM) stack **212** and a metal gate electrode **216** overlying the doped WFM stack **212**.

In accordance with some embodiments, a semiconductor device **100** includes a substrate **102**, a gate stack **210**, a

doped spacer **220**, and a doped oxide layer **300**. The substrate **102** has a source region **110** and a drain region **111**, and a gate stack **210** overlying the substrate **102** between the source region **110** and the drain region **111**. The gate stack **210** includes a doped gate oxide layer **215**, a doped work function metal (WFM) stack **212** overlying the doped gate oxide layer **215**, and a metal gate electrode **216** overlying the doped WFM stack **212**. The doped oxide layer **300** overlies the surface of the substrate **102**. The doped spacer **220** overlying the doped oxide layer **300** and a sidewall of the gate stack **210**.

In accordance with some embodiments, a method of forming a semiconductor device **100** includes forming an oxide layer **300'** overlying a substrate **102** with a source region **110** and a drain region **111** (procedure **402**), forming a first gate stack **211** and a spacer **220'** (procedure **404**), doping the oxide layer **300'** and the spacer **220'** to form a doped oxide layer **300** and a doped spacer **220** (procedure **406**), forming a work function metal (WFM) stack **212'** overlying the substrate **102** between the doped spacers **220** (procedure **408**), thermally treating the doped spacer **220** and the doped oxide layer **300** to form a doped WFM stack **212** (procedure **410**), and forming a metal gate electrode **216** overlying the doped WFM stack **212** to form a second gate stack **210** (procedure **412**). In the procedure **404** of forming a first gate stack **211** and a spacer **220'**, the first gate stack **211** overlies the substrate **102** between the source region **110** and the drain region **111**, and the spacer **220'** overlies a sidewall of the first gate stack **211**.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

What is claimed is:

1. A gate structure comprising:

a gate stack comprising:

- a doped work function metal (WFM) stack; and
- a metal gate electrode overlying the doped WFM stack;
- a doped oxide layer in physical contact with a first portion of a sidewall of the gate stack, wherein a surface of the doped oxide layer that extends away from the gate stack and is facing away from a semiconductor substrate is planar; and
- a doped spacer over and contacting the doped oxide layer, wherein the doped spacer is in physical contact with a second portion of the sidewall of the gate stack, wherein the doped WFM stack has a dopant concentration lower than a dopant concentration of the doped spacer.

2. The gate structure of claim 1, wherein the doped WFM stack is doped with boron (B) or arsenic (As).

3. The gate structure of claim 1, wherein the doped WFM stack comprises a doped TiSiN layer and a doped TiN layer overlying the doped TiSiN layer.

4. The gate structure of claim 3, wherein the gate stack comprises a doped gate oxide layer underlying the doped TiSiN layer, and the doped gate oxide layer and the doped TiSiN layer are amorphous.

## 11

5. The gate structure of claim 1, wherein the doped spacer is silicon nitride (SiN), silicon oxynitride (SiON), silicon carbide (SiC), silicon oxycarbide (SiOC), silicon carbon oxynitride (SiCON), silicon oxyfluoride (SiOF), or a combination thereof.

6. The gate structure of claim 1, wherein the metal gate electrode is Cu, Al, Ni, Co, Nb, Ta, TaN, TaC, W, WN, WC, or a combination thereof.

7. A semiconductor device comprising:

a substrate with a source region and a drain region;

a gate stack overlying the substrate between the source region and the drain region, comprising:

a doped gate oxide layer;

a doped work function metal (WFM) stack overlying the doped gate oxide layer; and

a metal gate electrode overlying the doped WFM stack; a doped oxide layer overlying a surface of the substrate, the doped oxide layer physically contacting a sidewall of the doped gate oxide layer, the doped oxide layer having a constant thickness as the doped oxide layer extends away from the gate stack; and

a doped spacer overlying the doped oxide layer and physically contacting a sidewall of the gate stack, wherein the doped WFM stack has a dopant concentration lower than a dopant concentration of the doped spacer.

8. The semiconductor device of claim 7, wherein the doped WFM stack, the doped spacer, and the doped oxide layer are boron-doped.

9. The semiconductor device of claim 7, wherein the doped WFM stack, the doped spacer, and the doped oxide layer are arsenic-doped.

10. The semiconductor device of claim 7, wherein the substrate is a raised fin structure crossed over by the gate stack.

11. The semiconductor device of claim 7, wherein the doped oxide layer is aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), lanthanum oxide (La<sub>2</sub>O<sub>3</sub>), tantalum oxide (Ta<sub>2</sub>O<sub>5</sub>), titanium oxide

## 12

(TiO<sub>2</sub>), hafnium oxide (HfO<sub>2</sub>), silicon dioxide (SiO<sub>2</sub>), zirconium oxide (ZrO<sub>2</sub>), or a combination thereof.

12. The semiconductor device of claim 7, wherein the doped spacer is on only the sidewall of the gate stack and a portion of the doped oxide layer adjacent to the sidewall of the gate stack.

13. The semiconductor device of claim 7, wherein the doped WFM stack is doped with boron (B) or arsenic (As).

14. The semiconductor device of claim 7, wherein the doped WFM stack comprises a doped TiSiN layer and a doped TiN layer overlying the doped TiSiN layer.

15. A gate structure comprising:

a gate stack comprising:

a doped work function metal (WFM) layer; and

a metal gate electrode overlying the doped WFM layer;

a doped oxide layer disposed on a portion of a sidewall of the gate stack, the doped oxide layer contacting a sidewall of the doped WFM layer; and

a spacer with a dopant concentration, the spacer disposed on the doped oxide layer and a remaining portion of the sidewall of the gate stack, wherein the doped WFM layer has a dopant concentration lower than a dopant concentration of the spacer, wherein an interface between the spacer and the doped oxide layer extends away from the gate stack in a direction parallel with a semiconductor substrate.

16. The gate structure of claim 15, wherein the doped oxide layer and the doped WFM layer have the same dopant.

17. The gate structure of claim 15, wherein the spacer blankets the doped oxide layer.

18. The gate structure of claim 1, wherein a doped portion of the doped spacer contacts a doped portion of the doped oxide layer.

19. The semiconductor device of claim 1, wherein the gate stack is in contact with multiple sides of a semiconductor fin.

20. The semiconductor device of claim 15, wherein the gate stack is in contact with multiple sides of a semiconductor fin.

\* \* \* \* \*